Low jitter CMOS to CML converter

Details Low jitter CMOS to CML converter Low jitter CMOS to CML converter

2009-02-23

2010-12-07

Chang, Daniel D (Department: 2819)

Electronic digital logic circuitry

Interface

Logic level shifting

C326S115000

Reexamination Certificate

active

07847591

ABSTRACT:
The present invention provides a low jitter CMOS to CML converter, including: a differential circuit including differential pair transistors, a pair of loads and a biased transistor, each differential transistor of the differential pair transistors having an input terminal, an output terminal and a connection terminal. With the current compensation device, an additional current path may be provided for the current of the biased transistor which is used as a constant current source when the differential transistors are turned off, so that the peak tail current in the biased transistor current may be eliminated. Thus, the problem caused by the tail current that the common mode output voltages of the converter is unstable and has a high jitter may be solved.

REFERENCES:
patent: 6794907 (2004-09-01), Choi

Affiliated with

Also associated with

Rating

Low jitter CMOS to CML converter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low jitter CMOS to CML converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low jitter CMOS to CML converter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4225481