Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate
2002-09-17
2004-07-20
Chang, Daniel D. (Department: 2819)
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
C326S095000, C326S112000
Reexamination Certificate
active
06765414
ABSTRACT:
BACKGROUND
Complementary metal-oxide semiconductor (CMOS) devices are being scaled to improve performance. As supply and transistor threshold voltages are decreased, CMOS circuits exhibit greater sub-threshold leakage in their off-states. In high-performance circuits, a significant portion of total microprocessor power dissipation may be contributed by leakage power alone. In all designs, and particularly for low power designs, it is desirable to control and reduce the total leakage power.
Additionally, as the operating frequency of high-performance circuits increases, it is becoming more difficult to test the circuits to ensure correct functionality while maintaining high reliability. Advances in testing equipment have historically lagged behind advancements in semiconductor manufacturing technology. Thus, as clock speeds increase, the demands of testing high-performance circuits often surpasses the capabilities of conventional testing equipment. Thus, there is a need for test strategies that will allow slow speed testing. Additionally, the use of lower speed, less expensive testing equipment may reduce testing costs of high-speed circuits.
Finally, burn-in is a technique for stressing microprocessors at elevated temperatures and high voltage to ensure long-term reliability. By using burn-in to test devices beyond normal operating limitations, it is possible to reduce early device failures.
REFERENCES:
patent: 5619511 (1997-04-01), Sugisawa et al.
patent: 5745499 (1998-04-01), Ong
patent: 5748012 (1998-05-01), Beakes et al.
patent: 5978944 (1999-11-01), Parvathala et al.
patent: 6570407 (2003-05-01), Sugisawa et al.
M. Shashaani et al.,A Design for Test Technique for High Performance Circuit Testing, IEEE International Test Conference, pp. 276-285, 1999.
V. D. Agrawal et al.,High Performance Circuit Testing with Slow Speed Testers, Proc. of International Test Conference, pp. 302-310, 1995.
Y. Ye et al.,A New Technique for Standby Leakage Reduction in High Performance Circuits, Symp. On VLSI Circuits, p. 40, 1998.
Chatterjee Bhaskar P.
Keshavarzi Ali
Krishnamurthy Ram
Sachdev Manoj
Chang Daniel D.
Fish & Richardson P.C.
Intel Corporation
LandOfFree
Low frequency testing, leakage control, and burn-in control... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low frequency testing, leakage control, and burn-in control..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low frequency testing, leakage control, and burn-in control... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3238068