Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means
Patent
1995-06-07
1996-04-30
Ngo, Ngan V.
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including dielectric isolation means
257503, 257508, 257773, H01L 2900, H01L 2348
Patent
active
055127754
ABSTRACT:
A semiconductor device and process for making the same with reduced capacitance between adjacent conductors on a connection layer. This technique works best at narrow conductor spacing (less than 1 micron), where the need for lower dielectric constant intralayer insulation materials accelerates. Directional deposition of a dielectric layer 14 at an acute angle relative to the plane of a semiconductor substrate 10 forms bridges between the tops of narrowly spaced conductors 12, resulting in the formation of one or more gas dielectric regions 18. The process is self-aligning, using the shadowing effect of the conductors themselves to mask deposition of dielectric material between them, and only bridges between conductors which are closely spaced. Subsequent deposition of an interlayer dielectric 20 completes a typical structure. The directional deposition method may, for instance, be electron beam evaporation of a material such as SiO.sub.2, Si.sub.3 N.sub.4, polyimide, or amorphous Teflon.
REFERENCES:
patent: 4323914 (1982-04-01), Berndlmaier et al.
patent: 4599790 (1986-07-01), Kim et al.
patent: 4784720 (1988-11-01), Douglas
patent: 4987101 (1990-01-01), Kaanta et al.
patent: 5001079 (1991-03-01), Van Laarhoven et al.
patent: 5103288 (1992-04-01), Sakamoto et al.
patent: 5338975 (1994-08-01), Cole, Jr. et al.
patent: 5407860 (1995-04-01), Stoltz et al.
Donaldson Richard L.
Harris James E.
Ngo Ngan V.
Stoltz Richard A.
Texas Instruments Incorporated
LandOfFree
Low dielectric constant insulation in VLSI applications does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low dielectric constant insulation in VLSI applications, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low dielectric constant insulation in VLSI applications will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-630842