Low density parity check (LDPC) code decoder

Details Low density parity check (LDPC) code decoder Low density parity check (LDPC) code decoder

2006-04-28

2010-11-16

Baderman, Scott T (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

Reexamination Certificate

active

07836383

ABSTRACT:
An embodiment of a decoder comprises processing elements operating on associative processing. The processing elements may comprise a logic and memory element. Each row of the decoder comprises one or more associative processing elements controlled by a row control element to determine the two minimum values. Each column comprises one or more associative processing elements, an input processing element, and a column control element to determine hard decision bits. The usage of processing elements to construct a decoder may reduce the gate count and decrease the interconnects used to couple the elements.

REFERENCES:
patent: 6421804 (2002-07-01), Lee
patent: 6691263 (2004-02-01), Vasic et al.
patent: 7139959 (2006-11-01), Hocevar
patent: 2003/0104788 (2003-06-01), Kim
patent: 2004/0153959 (2004-08-01), Kim et al.
patent: 2005/0210366 (2005-09-01), Maehata
patent: 2006/0195765 (2006-08-01), Coffey
patent: 1 643 653 (2006-04-01), None
patent: WO 2005/096509 (2005-10-01), None
PCT/RU2006/000219—International Search Report, Jun. 18, 2007, Intel Corporation.
PCT/RU2006/000219—Written Opinion of the International Searching Authority, Jun. 18, 2007, Intel Corporation.
Parhami, B. “Extreme value search and general selection algorithms for fully parallel associative memories.” Computer Journal, Oxford University Press, Surrey GB, vol. 39, No. 3, 1996.
Hanlon, A.G. “Content-addressable and associative memory systems, a survey.” IEEE Transactions on Electronic Computers USA, vol. EC-15, No. 4, Aug. 1966.
IEEE Standard 802.3an, approved on Jun. 8, 2006, published Sep. 1, 2006, 19 pages.
Tanner, R., “A Recursive Approach to Low Complexity Codes”, IEEE Trans. Inform. Theory, 1981, pp. 533-547, vol. IT-42.
Scherson, I. et al., “Bit-Parallel Arithmetic in a Massively-Parallel Associative Processor”, IEEE Transactions on Computers, Oct. 1992, pp. 1201-1210, vol. 41, No. 10.
Krikelis, A. et al., “Associative Processing and Processors”, IEEE, Nov. 2004, pp. 12-17.

Affiliated with

Also associated with

Rating

Low density parity check (LDPC) code decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low density parity check (LDPC) code decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low density parity check (LDPC) code decoder will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4182526