Static information storage and retrieval – Read/write circuit – Bad bit
Patent
1997-07-18
2000-11-28
Zarabian, A.
Static information storage and retrieval
Read/write circuit
Bad bit
3652257, 365 96, G11C 700
Patent
active
061543985
ABSTRACT:
A programmable circuit includes a first node and provides a programmed signal based on the state of the first node. A first anti-fuse has a programmed state and an unprogrammed state and couples the first node to a first power supply when in the programmed state and decouples the first node from the first power supply when in the unprogrammed state. A second anti-fuse has a programmed state and an unprogrammed state and couples the first node to a second power supply when in the programmed state and decouples the first node from the second power supply when in the unprogrammed state. The state of the programmed signal can be used to replace a primary circuit element of an integrated circuit with a redundant circuit element.
REFERENCES:
patent: 5200922 (1993-04-01), Rao
patent: 5243226 (1993-09-01), Chan
patent: 5264725 (1993-11-01), Mullarkey et al.
patent: 5315177 (1994-05-01), Zagar et al.
patent: 5424672 (1995-06-01), Cowles et al.
patent: 5508638 (1996-04-01), Cowles et al.
patent: 5566107 (1996-10-01), Gilliam
patent: 5657293 (1997-08-01), Merritt et al.
Beigel Kurt D.
Cutter Douglas J.
Ho Fan
Micro)n Technology, Inc.
Zarabian A.
LandOfFree
Low current redundancy anti-fuse method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low current redundancy anti-fuse method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low current redundancy anti-fuse method and apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1732256