Low cost symbol error correction coding and decoding

Details Low cost symbol error correction coding and decoding Low cost symbol error correction coding and decoding

1993-05-17

2009-02-03

Baker, Stephen M (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

Reexamination Certificate

active

07487425

ABSTRACT:
Byte or symbol organized linear block codes are optimized in terms of reducing the number of ones in their parity check matrices by means of symbol column transformations carried out by multiplication by non-singular matrices. Each optimized symbol column preferably, and probably necessarily, includes a submatrix which is the identity matrix which contributes to low weight check matrices and also to simplified decoding procedures and apparatus. Since circuit cost and layout area are proportional to the number of Exclusive-OR gates which is determined by the number of ones in the check matrix, it is seen that the reduction procedures carried out in accordance with the present invention solve significant problems that are particularly applicable in the utilization of byte organized semiconductor memory systems. Reduced weight coding systems are also generated in accordance with weight reducing procedures used in conjunction with modified Reed Solomon codes. The decoding and encoding methods and apparatus are extendable to the inclusion of any number of check symbols.

REFERENCES:
patent: 3601798 (1971-08-01), Hsiao
patent: 4358848 (1982-11-01), Patel
patent: 0300139 (1989-01-01), None
patent: 178717 (1985-09-01), None
Bossen, D., “b-Adjacent Error Correction”,IBM Journal of Research&Development, Jul. 1970, pp. 402-408.
Glick, E., et al., “Single-Error Correction, Double-Error Detection Code Utilizing Minimum Circuitry”,IBM Technical Disclosure Bulletin, vol. 15, No. 1, Jun. 1972, pp. 130-134.
No Author, “Dual-Mode Error Correction and Error Detection”,IBM Technical Disclosure Bulletin, vol. 28, No. 1, Jun. 1985, pp. 55-58.
Bhatt et al., A High Speed Parallel Encoder/Decoder for b-Adjacent Error-Checking Codes, 3rdUSA-Japan Computer Conference, 1978, pp. 203-207.
Hsiao, M.Y., A Class of Optimal Minimum Odd-weight-column SEC-DED Codes, Jul. 1970,IBM Journal of Research and Development.
IBM Journal of Research and Development, Jul. 1970, M. Y. Hsiao, pp. 395-401, A Class of Optimal Minimum Odd-weight-column SEC-DED Codes.
“Single Byte Error Correcting-Double Byte Error Detecting Codes for Memory Systems”, Shiego Kaneda and Eiji Fujiwara, IEEE Transactions on Computers, vol. C-31, No. 7, Jul. 1982, pp. 596-602.
“Fault-Tolerant Memory Design in the IBM Application System/400”, C.L. Chen and L.E. Grosbach, IEEE 1991, pp. 393-400.
“A High Speed Parallel Encoder/Decoder for b-Adjacent Error-Checking Codes”, Computer Conference, 1978, pp. 203-207.
“Digital Systems and Hardware/Firmware Algorithms”, Milos D. Ercegovac and Tomas Lang, 1985, pp. 126-127.

Affiliated with

Also associated with

Rating

Low cost symbol error correction coding and decoding does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low cost symbol error correction coding and decoding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low cost symbol error correction coding and decoding will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4127458