Static information storage and retrieval – Systems using particular element – Semiconductive
Patent
1999-11-23
2000-10-31
Fears, Terrell W.
Static information storage and retrieval
Systems using particular element
Semiconductive
365 51, G11C 1300
Patent
active
061412422
ABSTRACT:
A semiconductor memory device including at least three of the following cell structures: an NVRAM cell structure, an FERAM cell structure, a DRAM cell structure, and an SRAM cell structure. The cell structures are disposed on the same substrate and preferably have gate surfaces which are substantially coplanar. An NVRAM cell structure. Processes for forming a memory structure that includes NVRAM, FERAM, DRAM, and/or SRAM memory structures on one substrate and processes for forming a new NVRAM cell structure.
REFERENCES:
patent: 4646271 (1987-02-01), Uchiyama et al.
patent: 4703456 (1987-10-01), Arakawa
patent: 4720323 (1988-01-01), Sato
patent: 4757360 (1988-07-01), Faraone
patent: 4799194 (1989-01-01), Arakawa
patent: 4813018 (1989-03-01), Kobayashi et al.
patent: 4853893 (1989-08-01), Eaton, Jr. et al.
patent: 4888630 (1989-12-01), Paterson
patent: 5051958 (1991-09-01), Arakawa
patent: 5057448 (1991-10-01), Kuroda
patent: 5065201 (1991-11-01), Yamauchi
patent: 5075888 (1991-12-01), Yamauchi et al.
patent: 5189641 (1993-02-01), Arakawa
patent: 5196722 (1993-03-01), Bergendahl et al.
patent: 5198994 (1993-03-01), Natori
patent: 5250827 (1993-10-01), Inoue et al.
patent: 5399516 (1995-03-01), Bergendahl et al.
patent: 5442210 (1995-08-01), Kanehachi
patent: 5488579 (1996-01-01), Sharma et al.
patent: 5496756 (1996-03-01), Sharma et al.
patent: 5608246 (1997-03-01), Yeager et al.
patent: 5626670 (1997-05-01), Varshney et al.
patent: 5850089 (1998-12-01), Varshney et al.
patent: 5850231 (1998-12-01), Orimoto et al.
patent: 5877525 (1999-03-01), Ahn
patent: 5880991 (1999-03-01), Hsu et al.
patent: 5909624 (1999-06-01), Yeager et al.
Feb. 1999, Electronic Engineering; Field Programming -the future: A Progress Report by Ron Neale.
Thin Solid Films 270 -(1995) 584-588 Ferroelectric non-volatile memories for low-voltage, low power applications, by R.E. Jones., Jr., et al.
IEEE-1997-A High Stability Electrode Technology for Stacked SrBi2Ta2)9 Capacitors Applicable to Advanced Ferroelectric Memory by J. Kudo, et al.
Advanced 0.5 um FRAM Device Technology With Full Compatibility of Half-Micron CMOS Logic Device IEEE 197 by Tatsuya Yamzaki, et al.
IBM Docket No.F19-97-011US3 filed Aug. 31, 1999 s
09/387,059; Assaderaghi, et al. entitled: New Structure for Low Cost Mixed Memory Integration, New NVRAM Structure, and Process for Forming the Mixed Memory and NVRAM Structures.
Assaderaghi Fariborz
Hsu Louis Lu-Chen
Mandelman Jack A.
Abate Joseph P.
Fears Terrell W.
International Business Machines - Corporation
LandOfFree
Low cost mixed memory integration with substantially coplanar ga does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low cost mixed memory integration with substantially coplanar ga, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low cost mixed memory integration with substantially coplanar ga will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2060673