Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
2005-09-06
2005-09-06
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C714S030000, C365S201000, C326S046000
Reexamination Certificate
active
06941495
ABSTRACT:
A system and method for creating a built-in self-testing (BIST) state machine to test random access memories (RAMs) are disclosed. The BIST state machine can be simplified to a simple four-state state machine while accommodating a large group of test suites by programming each state to have the capability of performing one of four necessary operations. These operations include a write operation, a read operation, a read/write operation and a null operation. Further bits and signals can be added to the state machine to enable an even larger array of test suites to be performed.
REFERENCES:
patent: 5825785 (1998-10-01), Barry et al.
patent: 6415403 (2002-07-01), Huang et al.
patent: 6425103 (2002-07-01), Phan
patent: 6651201 (2003-11-01), Adams et al.
patent: 6675329 (2004-01-01), Im
patent: 6760865 (2004-07-01), Ledford et al.
V.D. Agrawal et al., “An Architecture for Synthesis of Testable Finite State Machines”, Mar. 12-15, 1990, EDAC Conference 1990, pp 612-616.
De'cady Albert
Trimmings John P
LandOfFree
Low cost built-in self test state machine for general... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low cost built-in self test state machine for general..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low cost built-in self test state machine for general... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3377331