Low-complexity hybrid LDPC code encoder

Details Low-complexity hybrid LDPC code encoder Low-complexity hybrid LDPC code encoder

2006-07-13

2010-02-02

Baker, Stephen M (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S757000

Reexamination Certificate

active

07657816

ABSTRACT:
Encoders and methods for designing encoders for Low Density Parity Check (LDPC) and other block codes are presented. An efficient and systematic method for designing partially parallel encoders is presented. A parallelism factor is selected such that the end result for the encoder is similar to the partially parallel G matrix multiplication method. In addition to the method an initial circuit is given for the G matrix multiplication encoder and the RU encoder. A circuit for the hybrid encoder is presented which achieves less power consumption and smaller area than an equivalent encoder based on the G matrix multiplication with a smaller critical path than previous encoders.

REFERENCES:
patent: 6757122 (2004-06-01), Kuznetsov et al.
patent: 6928602 (2005-08-01), Yamagishi et al.
patent: 7313752 (2007-12-01), Kyung et al.
patent: 7447235 (2008-11-01), Luby et al.
patent: 7484159 (2009-01-01), Kan et al.
patent: 7493551 (2009-02-01), Berens et al.
patent: 7499490 (2009-03-01), Divsalar et al.
patent: 7502987 (2009-03-01), Kyung et al.
patent: 7559008 (2009-07-01), Patapoutian

Affiliated with

Also associated with

Rating

Low-complexity hybrid LDPC code encoder does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low-complexity hybrid LDPC code encoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-complexity hybrid LDPC code encoder will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4185049