Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-09-18
2007-09-18
Estrada, Michelle (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S622000, C438S623000, C438S624000, C257S758000, C257S759000, C257S760000
Reexamination Certificate
active
10852637
ABSTRACT:
A method of forming an interconnect for a semiconductor device using triple hard layers, comprises: forming a first hard layer serving as an etch stop layer on a metal interconnect-formed dielectric layer; forming a second hard layer on the first hard layer; forming a dielectric layer on the second hard layer; forming a third hard layer on the dielectric layer; forming a hole through the third and second hard layers, the dielectric layer, and the first hard layer; and filling the hole with metal to establish an interconnect. The second and third hard layers are each made of carbon-doped silicon oxide formed from a source gas and a redox gas, while controlling the carbon content in the second hard layer as a function of a flow rate of the redox gas.
REFERENCES:
patent: 6316063 (2001-11-01), Andideh et al.
patent: 6350670 (2002-02-01), Andideh et al.
patent: 6440838 (2002-08-01), Lui et al.
patent: 6440861 (2002-08-01), Liu et al.
patent: 6475810 (2002-11-01), Zhou et al.
patent: 6486082 (2002-11-01), Cho et al.
patent: 6500773 (2002-12-01), Gaillard et al.
patent: 6531398 (2003-03-01), Gaillard et al.
patent: 6541282 (2003-04-01), Cheung et al.
patent: 6562690 (2003-05-01), Cheung et al.
patent: 6573196 (2003-06-01), Gaillard et al.
patent: 6593247 (2003-07-01), Huang et al.
patent: 6596627 (2003-07-01), Mandal
patent: 6596655 (2003-07-01), Cheung et al.
patent: 6627532 (2003-09-01), Gaillard et al.
patent: 6632735 (2003-10-01), Yau et al.
patent: 6635575 (2003-10-01), Xia et al.
patent: 6670715 (2003-12-01), Yang et al.
patent: 6949830 (2005-09-01), Owada et al.
patent: 2004/0087179 (2004-05-01), Loke et al.
patent: 2005/0221606 (2005-10-01), Lee et al.
Loke Chou San Nelson
Satoh Kiyoshi
Yoshioka Kanako
ASM Japan K.K.
Estrada Michelle
Knobbe Martens Olson & Bear LLP
Stark Jarrett J
LandOfFree
Low-carbon-doped silicon oxide film and damascene structure... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low-carbon-doped silicon oxide film and damascene structure..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-carbon-doped silicon oxide film and damascene structure... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3736150