Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2009-05-19
2010-10-12
Quach, Tuan N. (Department: 2893)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
C438S197000, C438S618000, C257SE21409
Reexamination Certificate
active
07811871
ABSTRACT:
Disclosed are planar and non-planar field effect transistor (FET) structures and methods of forming the structures. The structures comprise segmented active devices (e.g., multiple semiconductor fins for a non-planar transistor or multiple semiconductor layer sections for a planar transistor) connected at opposite ends to source/drain bridges. A gate electrode is patterned on the segmented active devices between the source/drain bridges such that it has a reduced length between the segments (i.e., between the semiconductor fins or sections). Source/drain contacts land on the source/drain bridges such that they are opposite only those portions of the gate electrode with the reduced gate length. These FET structures can be configured to simultaneously maximize the density of the transistor, minimize leakage power and maintain the parasitic capacitance between the source/drain contacts and the gate conductor below a preset level, depending upon the performance and density requirements.
REFERENCES:
patent: 4306246 (1981-12-01), Davies et al.
patent: 4996574 (1991-02-01), Shirasaki
patent: 5744843 (1998-04-01), Efland et al.
patent: 5949111 (1999-09-01), Morikawa et al.
patent: 6204542 (2001-03-01), Kinoshita et al.
patent: 6864519 (2005-03-01), Yeo et al.
patent: 6911701 (2005-06-01), Arima
patent: 7057239 (2006-06-01), Hirotsu et al.
patent: 7074623 (2006-07-01), Lochtefeld et al.
patent: 7078775 (2006-07-01), Yi et al.
patent: 7250657 (2007-07-01), Liaw
patent: 7502257 (2009-03-01), Okazaki et al.
patent: 2004/0169269 (2004-09-01), Yeo et al.
patent: 2005/0127362 (2005-06-01), Zhang et al.
patent: 2006/0197125 (2006-09-01), Langdo et al.
patent: 2006/0228862 (2006-10-01), Anderson et al.
patent: 2009/0002012 (2009-01-01), Doong et al.
Anderson Brent A.
Nowak Edward J.
Gibb I.P. Law Firm LLC
International Business Machines - Corporation
Kotulak, Esq Richard M.
Quach Tuan N.
LandOfFree
Low-capacitance contact for long gate-length devices with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low-capacitance contact for long gate-length devices with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-capacitance contact for long gate-length devices with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4232449