Loop manipulation in a behavioral synthesis tool

Details Loop manipulation in a behavioral synthesis tool Loop manipulation in a behavioral synthesis tool

2004-11-10

2008-08-12

Whitmore, Stacy A (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C717S154000

Reexamination Certificate

active

07412684

ABSTRACT:
Methods and apparatus for analyzing and processing loops within an integrated circuit design are described. According to one embodiment, the processing comprises unrolling loops. In another embodiment, the processing comprises pipelining loops. In yet another embodiment, the processing comprises merging loops. In any of the disclosed embodiments, loops comprise independent loops, dependent loops or some combination thereof. Other embodiments for processing loops are disclosed, as well as integrated circuits and circuit design databases resulting from the disclosed methods. Computer-executable media storing instructions for performing the disclosed methods are also disclosed.

REFERENCES:
patent: 5093794 (1992-03-01), Howie et al.
patent: 5339390 (1994-08-01), Robertson et al.
patent: 5745110 (1998-04-01), Ertemalp
patent: 5826236 (1998-10-01), Narimatsu et al.
patent: 6064819 (2000-05-01), Franssen et al.
patent: 6064820 (2000-05-01), Subrahmanyam
patent: 6233540 (2001-05-01), Schaumont et al.
patent: 6606588 (2003-08-01), Schaumont et al.
patent: 6611952 (2003-08-01), Prakash et al.
patent: 6651246 (2003-11-01), Archambault et al.
patent: 6691301 (2004-02-01), Bowen
patent: 6701501 (2004-03-01), Waters et al.
patent: 6817007 (2004-11-01), Burnette et al.
patent: 7120879 (2006-10-01), Gutberlet et al.
patent: 7168059 (2007-01-01), Bowyer et al.
patent: 7310787 (2007-12-01), Prakash et al.
patent: 2001/0034876 (2001-10-01), Panchul et al.
patent: 2002/0120489 (2002-08-01), Matsuda et al.
patent: 2003/0005404 (2003-01-01), Bowyer et al.
patent: 2003/0105620 (2003-06-01), Bowen
patent: 2003/0131325 (2003-07-01), Schubert et al.
U.S. Appl. No. 60/285,656, filed Apr. 20, 2001, Burnette et al.
Tannenbaum, “Mercury Optimization,” 3 pages, http://www.cs.rpi.edu/˜tannenp/ground/lcr
ode4.html, Jun. 12, 1999.
Tannenbaum, “Well-Formed Loops,” 2 pages, http://www.cs.rpi.edu/˜tannenp/group/lcr
ode5.html, Jun. 12, 1999.
Tannenbaum, “Generating and Merging Well-Formed Loops,” 2 pages, http://www.cs.rpi.edu/˜tannenp/group/lcr
ode6.html, Jun. 12, 1999.
Tannenbaum, “Parallelization,” 2 pages, http://www.cs.rpi.edu/˜tannenp/group/lcr
ode7.html, Jun. 12, 1999.
Tannenbaum, “Creation of Pipeline Loops,” 2 pages, http://www.cs.rpi.edu/˜tannenp/group/lcr
ode8.html, Jun. 12, 1999.
Tannenbaum, “Optimizing Pipelines for Target Architectures,” 2 pages, http://www.cs.rpi.edu/˜tannenp/group/lcr
ode9.html, Jun. 12, 1999.
Tannenbaum, “Conclusions,” 1 page, http://www.cs.rpi.edu/˜tannenp/group/lcr
ode10.html, Jun. 12, 1999.
Feist, “What's in a Language?”The AccelChip Accelerator, Issue 2, 3 pages, May 2004.
Danckaert et al., “A Loop Transformation Approach for Combined Parallelization and Data Transfer and Storage Optimization,” Proc. ACM Conf. on Par. and Dist. Proc. Techniques and Applications, PDPTA'00, pp. 2591-2597, Las Vegas, NV, Jun. 2000.
Lehtinen, “Loop Transformations and Indexing Functions,” 17 pages, http://www.abo.fi/˜Johan.Lilius/G612/Topic2.pdf, website visited on May 25, 2004.
“Chapter 1: Designing with Precision C Synthesis,”Precision™ C Synthesis Users and Reference Manual: Software Release 2004a, Mentor Graphics Corporation, pp. 1-1-1-21, Mar. 2004.
“Chapter 3: Design Optimization,”Precision™ C Synthesis Users and Reference Manual: Software Release 2004a, Mentor Graphics Corporation, pp. 3-1-3-44, Mar. 2004.
Elliot, “An Introduction to Architectural Exploration,” parts I-V (Mar. 1998).
Elliott, J.P., “Understanding Behavioral Synthesis,” pp. v-xiv, 5-23, 25-40, 57-76, 77-103, 105-154, 213-243, 263-284, 313-319, (1999).
“Handel-C: Software Compiled System Design,” http://www.celoxica.com/methodology/handelc.asp, 2 pages, website visited on Dec. 10, 2003.
Lakshminarayana et al., “Wavesched: a novel scheduling technique for control-flow intensive designs,” Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 18, Issue 5, pp. 505-523 (May 1999).
Liu et al., “Loop optimization for aggregate array computations,” Proceedings of International Conference on Computer Languages, pp. 262-271 (May 14-16, 1998).
Marmel, “Microsoft Project 2000 Bible,” IDG Books Worldwide, Inc., pp. 6-9, 16, 17, 50, 51, 260-264 (2000).
“Monet Interactive Architectural Exploration Through Behavioral Design,” http://www.mentor.com/monet/datasheets.html, 3 pages, website visited on Mar. 13, 2001.
Wang et al., “High-level DSP synthesis using concurrent transformations, scheduling, and allocation,” Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 14, Issue 3, pp. 274-295 (Mar. 1995).

Affiliated with

Also associated with

Rating

Loop manipulation in a behavioral synthesis tool does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Loop manipulation in a behavioral synthesis tool, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Loop manipulation in a behavioral synthesis tool will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4016838