Long latency interface protocol

Details Long latency interface protocol Long latency interface protocol

2007-10-09

2009-02-03

Dang, Khanh (Department: 2111)

Electrical computers and digital data processing systems: input/

Input/output data processing

Data transfer specifying

C710S034000

Reexamination Certificate

active

07487268

ABSTRACT:
A system includes a read/write channel and a hard disk controller. The hard disk controller includes a latency-independent interface that communicates with the read/write channel. A serial control data circuit transmits a serial control data signal including serial control data, wherein the serial control data signal has a variable number m of words, wherein each of said m words comprises n bits, and wherein at least one of said n bits of each of said m words includes information indicating whether a subsequent word of said serial control data signal will follow. A data circuit that transmits or receives data under the control of the serial control data signal.

REFERENCES:
patent: 3571806 (1971-03-01), Makie et al.
patent: 4346440 (1982-08-01), Kyu et al.
patent: 4607348 (1986-08-01), Sheth
patent: 4779196 (1988-10-01), Manga
patent: 5133060 (1992-07-01), Weber et al.
patent: 5151999 (1992-09-01), Marzucco et al.
patent: 5218686 (1993-06-01), Thayer
patent: 5228129 (1993-07-01), Bryant et al.
patent: 5235683 (1993-08-01), Dahlerud
patent: 5264958 (1993-11-01), Johnson
patent: 5339395 (1994-08-01), Pickett et al.
patent: 5444857 (1995-08-01), Rowland
patent: 5544334 (1996-08-01), Noll
patent: 5555380 (1996-09-01), Suzuki
patent: 5564027 (1996-10-01), Bui et al.
patent: 5568470 (1996-10-01), Ben-Nun et al.
patent: 5592632 (1997-01-01), Leung et al.
patent: 5613136 (1997-03-01), Casavant et al.
patent: 5652848 (1997-07-01), Bui et al.
patent: 5675829 (1997-10-01), Oskouy et al.
patent: 5694614 (1997-12-01), Bennett
patent: 5758191 (1998-05-01), Kasebayashi et al.
patent: 5802554 (1998-09-01), Caceres et al.
patent: 5835144 (1998-11-01), Matsumura et al.
patent: 5838934 (1998-11-01), Boutaud et al.
patent: 5920709 (1999-07-01), Hartung et al.
patent: 6088754 (2000-07-01), Chapman
patent: 6286061 (2001-09-01), Ross
patent: 6301633 (2001-10-01), Chapman
patent: 6378007 (2002-04-01), Southwell
patent: 6407913 (2002-06-01), Peachey et al.
patent: 6513105 (2003-01-01), Pontius
patent: 6539439 (2003-03-01), Nguyen et al.
patent: 6668290 (2003-12-01), Nelson
patent: 6757698 (2004-06-01), McBride et al.
patent: 6871251 (2005-03-01), Azimi
Hans-Peter Messmer, “The Indispensable PC Hardware Book”, 1995, Addison-Wesley Publishers, Ltd., 2nd Ed. pp. 1072-1077.
Lee, ChangHwan, “IEEE Standard 1394 Serila Bus”, 1998, Pusan National University, 8 pages.
T. Chelcea, “A Low-Latency FIFO for Mixed-Clock Systems”, Department of Computer Science, Columbia University, 45 pages, undated.

Affiliated with

Also associated with

Rating

Long latency interface protocol does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Long latency interface protocol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Long latency interface protocol will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4105249