Logical to physical address mapping of chip selects

Details Logical to physical address mapping of chip selects Logical to physical address mapping of chip selects

2006-11-07

2006-11-07

Portka, Gary (Department: 2186)

Electrical computers and digital processing systems: memory

Addressing combined with specific memory configuration or...

For multiple memory modules

C711S105000

Reexamination Certificate

active

07133960

ABSTRACT:
In some embodiments, a system and method for mapping the logical chip selects to a physical chip select. A chip select remapping unit receives logical chip select associated with a dual in-line memory module. The chip select remapping unit converts the logical chip select vector through a redirection table that maps the logical memory ranks to available physical memory ranks.

REFERENCES:
patent: 6754797 (2004-06-01), Wu et al.
patent: 6836818 (2004-12-01), Sandorfi
patent: 2003/0128596 (2003-07-01), Peterson et al.

Affiliated with

Also associated with

Rating

Logical to physical address mapping of chip selects does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logical to physical address mapping of chip selects, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logical to physical address mapping of chip selects will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3633092