Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays
Patent
1995-09-29
1996-08-06
Mintel, William
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
257203, 257207, 257208, H01L 2710
Patent
active
055436404
ABSTRACT:
A high capacity gate array which incorporates an effectively three dimensional interconnect network. The array is formed from multiple smaller arrays which are connected to a common substrate by means of flip-chip bonding. The substrate is typically a multi-layer substrate which has interconnect lines embedded on or within it, thereby allowing a set of desired interconnections between the smaller logic cell arrays to be implemented. The contact points for connecting logic cells or arrays of cells to the substrate result from placing a multitude of solder bumps on the smaller arrays of logic cells at desired interconnect points. Connecting the interconnect point solder bumps to the multi-layer substrate then permits the individual logic cell arrays to be interconnected in a desired manner. A three dimensional interconnect network is realized by interconnecting corresponding points on different logic cell arrays so that the arrays are connected in parallel. This has the effect of producing a three dimensional interconnect network from a two dimensional arrangement of arrays or chips in a MCM package. The result is a high gate capacity logic device having an increased degree of gate utilization and shortened average interconnect distances, thereby enabling the production of complex devices which have a faster operating speed.
REFERENCES:
patent: 4467400 (1984-08-01), Stopper
patent: 4864381 (1989-09-01), Seefeldt et al.
patent: 5229629 (1993-07-01), Koike
patent: 5257166 (1993-10-01), Mauri et al.
Technology Products, C4 Product Design Manual, "vol. I: Chip and Wafer Design", IBM, pp: cover, iii through xii, 1--1 through 10-6, and A-1 through A-12, from IBM.*.
Dobbelaere, I. et al., "Field Programmable MCM Systems--Design of an Interconnection Frame," Proceedings of the Custom Integrated Circuits Conference, No. 14 (May 1992), pp. 461-464.*.
Garverick Timothy L.
Reyling, Jr. George F.
Sutherland James
Takiar Hem P.
Mintel William
National Semiconductor Corporation
Potter Roy
LandOfFree
Logical three dimensional interconnections between integrated ci does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logical three dimensional interconnections between integrated ci, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logical three dimensional interconnections between integrated ci will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2192844