Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Patent
1998-03-17
2000-07-11
Lee, Thomas C.
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
370413, 370417, G06F 506, H04L 1256
Patent
active
060887451
ABSTRACT:
A data transfer system efficiently allocates contiguous address spaces in a destination storage area to packets by maintaining a plurality of lists from which different amounts of contiguous address spaces are allocated. List selection is made based on known or presumed packet characteristics. By arranging different lists to supply contiguous address spaces in different amounts based on packet-specific characteristics, over-allocation of address space may be reduced considerably while contiguous address space is guaranteed on a continuous basis.
REFERENCES:
patent: 5367643 (1994-11-01), Chang et al.
patent: 5602841 (1997-02-01), Lebizay et al.
patent: 5682553 (1997-10-01), Osborne
patent: 5815097 (1998-09-01), Schwartz et al.
patent: 5841990 (1998-11-01), Picazo, Jr. et al.
Bertagna Drew
Narsinh Anees
Lee Thomas C.
Reader Scot A.
Wang Albert
Xylan Corporation
LandOfFree
Logical output queues linking buffers allocated using free lists does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logical output queues linking buffers allocated using free lists, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logical output queues linking buffers allocated using free lists will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-552660