Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-03-20
2007-03-20
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
11017730
ABSTRACT:
A logical verification device includes an input unit, a generator, an input constraint information calculator, an output constraint information calculator, an input/output constraint information calculator, a determining unit, and a logic verifying unit. The input unit inputs hardware description information and interface specification description information concerning a communication procedure of a hardware module. The generator generates a finite state machine model concerning a status transition of signals input to and output from the hardware module, based on the interface specification description information. The input constraint information calculator calculates input constraint information using the generated finite state machine model.
REFERENCES:
patent: 6654935 (2003-11-01), Ara et al.
patent: 7039574 (2006-05-01), Roesner et al.
patent: 2002/0046391 (2002-04-01), Ito et al.
patent: 2002/0188916 (2002-12-01), Ito
patent: 2005/0278683 (2005-12-01), Roesner et al.
Carl Pixley et al, “A Verification Synergy: Constraint-Based Verification” Electronic Design Process Workshop, IEEE Computer Society, 2003.
Joseph Richards, “Creative Assertion and Constraint Methods for Formal Design Verification,” Design and Verification Conference and Exhibition (DVCon) U.S.A. 2003.
Kanna Shimizu et al, “Deriving a simulation Input Generator and a Coverage Metric from a Formal Specification,” Design Automation Conference (DAC), 2003.
Jun Yuan, et al., “Constraint Synthesis for Environment Modeling in Functional Verification” Design Automation Conference (DAC), 2003.
Koji Ara, et al., “A Proposal for Transaction-Level Verification with Component Wrapper Language,” Design Automation and Test in Europe (DATE), 2003.
Dinh Paul
Staas & Halsey , LLP
LandOfFree
Logic verification device, logic verification method, and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic verification device, logic verification method, and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic verification device, logic verification method, and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3765875