Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2002-08-12
2004-03-30
Le, Don (Department: 2817)
Electronic digital logic circuitry
Interface
Current driving
C326S088000, C324S111000
Reexamination Certificate
active
06714049
ABSTRACT:
FIELD OF INVENTION
The present invention relates to measurement and analysis of electronic logic circuits and, more particularly, to a logic state transition sensor circuit.
BACKGROUND
A fundamental means of reducing power dissipation within a digital logic system, such as within a micro-processing system, is to reduce an amount of logic state transitions that occur during execution of arbitrary operations. A logic state transition is typically an operation, which occurs when an electrical signal with a voltage that represents a logic value changes to a different voltage that represents a different logic value.
In ideal circumstances, the definitive nature of Boolean operations permits an exact determination of the amount of logic state transitions that can occur at a particular electrical node of a circuit in response to known logic inputs to the circuit. The situation is complicated though, by injection of random uncontrollable operations and/or logic inputs, which occurs during normal processing within the circuit. This prevents the possibility of a known specification of outputs or logic state transition activity within the circuit. The situation is further complicated by an extremely large number of electrical nodes (or logic gates) within typical circuits, as within state-of-the-art integrated circuits, which makes a thorough analysis of actual logic state transitions that occur at each constituent gate or electrical node of an integrated circuit very impractical.
Simulations using statistical methods can also produce estimations of logic transition activity at a particular electrical node of a circuit. However, simulations also may not be able to determine actual logic transition activity resulting from random operations and inputs that occur during normal operation, since simulations cannot precisely predict when a random input will occur.
Also, to reduce the complexity of simulations, algorithms, or statistical methods, logic signals are commonly modeled as either delay-free signals or with nominal delay timing. The timing may be calculated and estimated based on a nominal implementation of the logic circuit as that compared to an integrated circuit. However, actual logic signals are subject to timing uncertainty due to uncontrollable circumstances such as random variations in the integrated circuit processing, disturbances in supply voltage, temperature changes, as well as many others. The cumulative effect of these variations can lead to momentary incorrect logic state transitions known as glitches. Since pure simulation or statistical methods cannot account for these random variations, simulation and statistical analysis procedures cannot accurately model or predict when a glitch will occur within a circuit.
Consequently, simulations and statistical methods for estimating logic state transition activity within a circuit are limited by unrealistic assumptions of delay-free or fixed-delay logic signals, a lack of ability to model random variations in logic signal timing, and an inability to perform a thorough analysis of complex circuitry under arbitrary combinations of operations and logic inputs to the circuit. Even if logic state transition activity can be accurately predicted (or closely predicted) by a simulation, it may be impractical to use simulation data when a measurement of the activity may be desired in real-time. Therefore, it is desirable to overcome these problems.
SUMMARY
Generally speaking, the present invention may permit a direct, real-time measurement of logic state transition activity at an electrical node. As such, measurements of logic state transitions may not be limited by assumptions made from using simulation or statistical methods.
In an exemplary embodiment, a logic state transition sensor circuit is provided. The logic state transition sensor circuit may comprise a sensing circuit coupled to an electrical node and a recording circuit coupled to the sensing circuit. The sensing circuit may generate a pulse in response to a logic state transition at the electrical node. In turn, the recording circuit may accumulate a capacitive charge in response to each pulse generated by the sensing circuit. The accumulated capacitive charge may be representative of a number of logic state transitions sensed at the electrical node.
In another respect, the sensing circuit may generate a momentary output signal in response to a logic state transition at the electrical node. The recording circuit may be able to keep count of each momentary output signal generated by the sensing circuit. The recording circuit may output an output signal representative of a number of logic state transitions sensed at the electrical node.
In still another respect, the exemplary embodiment may take the form of a method of sensing logic state transitions. The method may include generating a momentary signal in response to a logic state transition at an electrical node. The method may also include accumulating a capacitive charge in response to each momentary signal generated. The method may further include outputting an output signal representative of a number of logic state transitions sensed at the electrical node.
These as well as other features and advantages will become apparent to those of ordinary skill in the art by reading the following detailed description, with appropriate reference to the accompanying drawings.
REFERENCES:
patent: 2483727 (1949-11-01), Frisbie
patent: 4713742 (1987-12-01), Parsley
patent: 5005295 (1991-04-01), Fushiya
patent: 5057712 (1991-10-01), Trinh et al.
patent: 5248907 (1993-09-01), Lin et al.
patent: 5338980 (1994-08-01), Ovens
patent: 5442534 (1995-08-01), Cuk et al.
patent: 5477132 (1995-12-01), Canter et al.
patent: 5552695 (1996-09-01), Schwartz
patent: 5577600 (1996-11-01), Schoene
patent: 5583424 (1996-12-01), Sato et al.
patent: 5594324 (1997-01-01), Canter et al.
patent: 5619165 (1997-04-01), Fournel et al.
patent: 5638945 (1997-06-01), Fukinuki
patent: 5649176 (1997-07-01), Selvidge et al.
patent: 5694030 (1997-12-01), Sato et al.
patent: 5714863 (1998-02-01), Hwang et al.
patent: 5754436 (1998-05-01), Walsh et al.
patent: 5799198 (1998-08-01), Fung
patent: 5805459 (1998-09-01), Kapoor
patent: 5815380 (1998-09-01), Cuk et al.
patent: 5874826 (1999-02-01), Chen et al.
patent: 5883797 (1999-03-01), Amaro et al.
patent: 5912552 (1999-06-01), Tateishi
patent: 5969312 (1999-10-01), Svetlik
patent: 6009531 (1999-12-01), Selvidge et al.
patent: 6025705 (2000-02-01), Nguyen et al.
patent: 6057518 (2000-05-01), Bascom
patent: 6225794 (2001-05-01), Criscione et al.
patent: 6232752 (2001-05-01), Bissell
patent: 6246222 (2001-06-01), Nilles et al.
patent: 6288350 (2001-09-01), Campbell
patent: 6340802 (2002-01-01), Bascom
C.-H. Ding et al, “Improving the Efficiency of Monte Carlo Power Estimation,”IEEE Trans. VLSI Syst.,vol. 8, No. 5, pp. 584-593, 2000.
C.-S. Ding et al, “Stratified Random Sampling for Power Estimation,”IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems,vol. 17, No. 6, pp. 465-471, 1998.
C.-T. Hsieh and M. Pedram, “Microprocessor Power Estimation Using Profile-Driven Program Synthesis,”IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems,vol. 17, No. 11, pp. 1080-1089, 1998.
C.-Y. Tsui et al, “Efficient Estimation of Dynamic Power Consumption under a Real Delay Model,”IEEE Int. Conf. Computer-Aided Design(ICCAD)Dig.,1993, pp. 224-228.
D. Marculescu et al, “Information Theoretic Measures for Power Analysis,”IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems,vol. 15, No. 6, pp. 599-610, 1996.
E. Macii et al, “High-level Power Modeling, Estimation, and Optimization,”IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems,vol. 17, No. 11, 1061-1079, 1998.
M. Fujita and R. Murgai, “Delay Estimation and Optimization of Logic Circuits: A Survey,”Proc. IEEE Design Automation Conf.(DAC), 1997, pp. 25-30.
R. Marculescu et al, “Probabilistic Modeling of Dependencies During Switching Activity Analysis,”IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems,vol
McShane Erik A.
Shenai Krishna
Le Don
McDonnell & Boehnen Hulbert & Berghoff
Shakti Systems, Inc.
LandOfFree
Logic state transition sensor circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic state transition sensor circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic state transition sensor circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3221106