Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-12-20
2005-12-20
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06978429
ABSTRACT:
A logic simulation apparatus is provided with a circuit dividing unit (6) that selects and defines logic cones each of which carries out a logic operation in synchronization with one clock domain as target portions to be speeded up from logic cones extracted by a logic cone extracting unit (5), and that defines logic cones each of which carries out a logic operation based on a plurality of clock domains as nontarget portions not to be speeded up, and a logic compressing unit (7) that compresses the logic of each of the target portions, and performs a logic simulation on each of the target portions whose logic is compressed and also on performs a logic simulation on each of the nontarget portions.
REFERENCES:
patent: 6442741 (2002-08-01), Schultz
patent: 6567962 (2003-05-01), Baumgartner et al.
patent: 6643836 (2003-11-01), Wheeler et al.
patent: 6668362 (2003-12-01), McIlwain et al.
patent: 6-243190 (1994-09-01), None
patent: 8-22486 (1996-01-01), None
patent: 9-73475 (1997-03-01), None
patent: 2001-22808 (2001-01-01), None
Kurimoto Masanori
Yoshida Akira
Dinh Paul
Leydig , Voit & Mayer, Ltd.
Renesas Technology Corp.
LandOfFree
Logic simulation apparatus for performing logic simulation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic simulation apparatus for performing logic simulation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic simulation apparatus for performing logic simulation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3506900