Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-08-21
2007-08-21
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C703S013000, C703S014000, C703S017000
Reexamination Certificate
active
10669095
ABSTRACT:
A design verification system utilizing programmable logic devices having varying numbers of logic processors, macro processors, memory processors and general purpose processors programmed therein is disclosed. These various processors can execute Boolean functions, macro operations, memory operations, and other computer instructions. This avoids either the need to implement logic or the need to compile the design into many gate-level Boolean logic operations for logic processors. Improved efficiency in the form of lower cost, lower power and/or higher speeds are the result when verifying certain types of designs.
REFERENCES:
patent: 4306286 (1981-12-01), Butts et al.
patent: 4656580 (1987-04-01), Hitchcock, Sr. et al.
patent: 4914612 (1990-04-01), Beece et al.
patent: 5036473 (1991-07-01), Butts et al.
patent: 5109353 (1992-04-01), Sample et al.
patent: 5475830 (1995-12-01), Chen et al.
patent: 5551013 (1996-08-01), Beausoleil et al.
patent: 5960191 (1999-09-01), Sample et al.
patent: 6035117 (2000-03-01), Beausoleil et al.
patent: 6051030 (2000-04-01), Beausoleil et al.
patent: 6223272 (2001-04-01), Coehlo et al.
patent: 6230303 (2001-05-01), Dave
patent: 6466898 (2002-10-01), Chan
patent: 6567962 (2003-05-01), Baumgartner et al.
patent: 6654934 (2003-11-01), Nemecek et al.
patent: 6681353 (2004-01-01), Barrow
patent: 6779170 (2004-08-01), Montrym
patent: 6832185 (2004-12-01), Musselman et al.
patent: 6842879 (2005-01-01), Jochym et al.
patent: 6978234 (2005-12-01), Battaline et al.
patent: 2001/0025363 (2001-09-01), Ussery et al.
patent: 2002/0133325 (2002-09-01), Hoare et al.
patent: 2003/0093254 (2003-05-01), Frankel et al.
patent: 2004/0133794 (2004-07-01), Kocher et al.
patent: 2006/0229856 (2006-10-01), Burrus et al.
Platzner et al., “A distributed computer architecture for qualitative simulation based on a multi-DSP and FPGAs”, Jan. 25-27, 1995, Parallel and Distributed Processing, 1995. Proceedings. Euromicro Workshop on, pp. 311-318.
Dinh Paul
Orrick Herrington & Sutcliffe LLP
Quickturn Design Systems Inc.
Rossoshek Helen
LandOfFree
Logic multiprocessor for FPGA implementation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic multiprocessor for FPGA implementation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic multiprocessor for FPGA implementation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3861260