Logic module with configurable combinational and sequential bloc

Details Logic module with configurable combinational and sequential bloc Logic module with configurable combinational and sequential bloc

1993-03-09

1995-08-08

Hudspeth, David R.

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

326113, H03K 19177

Patent

active

054402450

ABSTRACT:
A logic module includes a first and a second two-input multiplexer each having first and second data inputs. Both the first and second multiplexer include a select input, both of which are connected to the output of a two-input logic gate of a first type having first and second data inputs. The inputs to the first and second two-input multiplexers are sourced with data signals from a first group. One input of each of the logic gates is sourced from a data signal of a second group and the other input of each of the logic gates is sourced from a data signal of a third group. A third two-input multiplexer has its first and second data inputs connected the outputs of the first and second multiplexers, respectively. A select input of the third two-input multiplexer is connected to the output of a two input logic gate of a second type having first and second data inputs. The output of the third two-input multiplexer is connected to a first data input of a fourth two-input multiplexer having a HOLD1 input coupled to its select input. Its output is and a CLEAR input are presented to an AND gate whose output is connected to the second data input of the fourth two-input multiplexer and to the first data input of a fifth two-input multiplexer. The select input of the fifth two-input multiplexer is connected to a HOLD2 input. Its output and the CLEAR input are presented to an AND gate whose output is connected to the second data input of the fifth two-input multiplexer and to an output node. The CLEAR, HOLD1 and HOLD2 inputs are defined by combinations of signals from a data signal of a third group which may contain a data signal of one of the other groups.

REFERENCES:
patent: 3106698 (1963-10-01), Unger
patent: 3287702 (1966-11-01), Borck, Jr. et al.
patent: 3287703 (1966-11-01), Slotnick
patent: 3473160 (1969-10-01), Wahlstrom
patent: 3619583 (1971-11-01), Arnold
patent: 4140924 (1979-02-01), Ogney et al.
patent: 4157480 (1979-06-01), Edwards
patent: 4240094 (1980-12-01), Mader
patent: 4293783 (1981-10-01), Patil
patent: 4354228 (1982-10-01), Moore et al.
patent: 4354266 (1982-10-01), Cooperman
patent: 4414547 (1983-11-01), Knapp et al.
patent: 4424456 (1984-01-01), Shiraki et al.
patent: 4453096 (1984-06-01), Le Can et al.
patent: 4491839 (1985-01-01), Adam
patent: 4513307 (1985-04-01), Brown
patent: 4541067 (1985-09-01), Whitaker
patent: 4546455 (1985-10-01), Iwahashi et al.
patent: 4551634 (1985-11-01), Takahashi et al.
patent: 4558236 (1985-12-01), Burrows
patent: 4577124 (1986-03-01), Koike
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4616358 (1986-10-01), Rehm et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4620117 (1986-10-01), Fang
patent: 4639896 (1987-01-01), Brannigan et al.
patent: 4644191 (1987-02-01), Fisher et al.
patent: 4670748 (1987-06-01), Williams
patent: 4684829 (1987-08-01), Uratani
patent: 4684830 (1987-08-01), Tsui et al.
patent: 4703206 (1987-10-01), Cavian
patent: 4703436 (1987-10-01), Varshney
patent: 4706216 (1987-11-01), Carter
patent: 4710649 (1987-12-01), Lewis
patent: 4717912 (1988-01-01), Harvey et al.
patent: 4754456 (1988-06-01), Yato et al.
patent: 4758746 (1988-07-01), Birkner et al.
patent: 4758985 (1988-07-01), Carter
patent: 4764893 (1988-08-01), Karabatsos
patent: 4786904 (1988-11-01), Graham, III et al.
patent: 4787064 (1988-11-01), Wagner
patent: 4789951 (1988-12-01), Birkner et al.
patent: 4821176 (1989-04-01), Ward et al.
patent: 4825105 (1989-04-01), Holzle
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4852021 (1989-07-01), Inoue et al.
patent: 4855616 (1989-08-01), Wang et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4906987 (1990-03-01), Venaleck et al.
patent: 4910417 (1990-03-01), El Gamal et al.
patent: 4912339 (1988-12-01), Bechade et al.
patent: 4924287 (1990-05-01), Orbach
patent: 4933577 (1990-06-01), Wong et al.
patent: 4963770 (1990-10-01), Keida
patent: 5003200 (1991-03-01), Sakamoto
patent: 5019736 (1991-05-01), Furtek
patent: 5122685 (1992-06-01), Chan et al.
J. Sklansky, Conditional-Sum Addition Logic; IRE Transactions on electronic computers; 1959.
W. H. Kautz, K. Levitt, A. Waksman, Cellular Interconnection Arrays, IEEE Transactions on Computers, vol. C-17, No. 5, p. 443, May 1968.
W. H. Kautz, Cellular Logic-in-Memory Arrays, IEEE Transactions on Computers, vol. C-18, No. 8, p. 719, Aug. 1969.
D. Greer, An Associative Logic Matrix, IEEE Journal of Solid-State Circuits, vol. SC-11, No. 5, p. 679, Oct. 1976.
S. S. Patil and T. Welch, A Programmable Logic Approach for VLSI, IEEE Journal of Solid-State Circuits vol. C-28, No. 9, p. 594, Sep. 1979.
R. Wood, Y. Hsieh, C. Price and P. Wang, An Electrically Alterable PLA for Fast Turnaround-Time VLSI Development Hardware, IEEE Journal of Solid-State Circuits vol. SC-16, No. 5, p. 570, Oct. 1981.
G. Gentile, M. G. Sami M. Terzoli, Design of Switches for Self-Reconfiguring VLSI Array Structures; Microprocessing and Microprogramming, 14; p. 99, 1984.
A. Srivastava, S. Gupta and C. Shekhar, Computer-Aided Design of an Eight Bit Binary Counter N-MOS Chip for Large Scale Integration (LSI), Microelectronics and Reliability; Pergamon Press, vol. 24, No. 5, p. 827, 1984.
T. Mangir, Sources of Failures and Yield Improvement for VLSI and Restructurable Interconnects for RVLSI and WSI: Part II-Restructurable Interconnects for RVLSI and WSI, Proceedings of the IEEE, vol. 72, No. 12, p. 1687, Dec. 1984.
MOSFET Look-Ahead Bit Incrementor/Decrementor, IBM Technical Disclosure Bulletin; vol. 28 No. 2, Jul. 1985.
O. Ishizuka, Synthesis of a Pass Transistor Network Applied to Multi-Valued Logic, The Sixteenth International Symposium on Multiple-valued Logic; May 27-29, p. 51, 1986.
A. El-Gamal, J. Greene, J. Reyneri, E. Rogoyski, K. El-Ayat and A. Mohsen, An Architecture for Electrically Configurable Gate Array; IEEE Custom Integrated Circuits Conference, p. 15.4.1, 1988.
J. Rose, The Effect of Logic Block Complexity on Area of Programmable Gate Arrays; IEEE 1989 Custom Integrated Circuits Conference, p. 5.3.1.
K. El-Ayat, A. El Gamal, R. Guo, J. Chang, R. Mak, F. Chiu, E. Hamdy, J. McCollum, A. Mohsen, A CMOS Electrically Configurable Gate Array; IEEE Journal of Solid-State Circuits, vol. 24, No. 3, p. 752, Jun. 1989.
A. El Gamal, J. Greene, J. Reyneri, E. Rogoyski, K. El-Ayat and A. Mohsen, An Architecture for Electrically Configurable Gate Arrays; IEEE Journal of Solid-State Circuits, vol. 24, No. 2, p. 394, Apr. 1989.
Types SN54173, SN54LS173, SN74LS173 4-Bit D-Type Registers with 3-State Outputs, Texas Instruments Databook, date of publication unknown.
Types SN54180, SN74180 9-Bit Odd/Even Parity Gernerators/Checkers, Texas Instruments Databook, date of publicaton unknown.
Monolithic Memories, Inc., Bipolar LSI Data Book, First Edition; Four-Bit Bipolar Microprocessor Slice 2901A, p. 7--7; 1978.
Monolithic Memories, Inc., Bipolar LSI Data Book, First Edition; Four-Bit Bipolar Microprocessor Slice 6701, pp. 7-75; 1978.
AMI, 1984 MOS Products Guide, Semi-Custom Capabilities, p. 1.20, 1984.
LSI Logic, Databook and Design Manual HCMOS Macrocell Manual; pp. 8-1, 12-10, 12--12, 12-16, 12-19, 12-21, 12-24, 12-25, 12-26, 12-102, Oct. 1986.
Texas Instruments, Inc., SN54HC253, SN74HC253 Dual 4-Line to 1-Line Data Selectors/Multiplexors with 3-State Outputs, Texas Instruments High Speed CMOS Logic Data Book; pp. 2-337, Revised Sep. 1987.
Motorola Inc., MC14051B, MC14052B, MC14053B Analog Multiplexer/Demultiplexers, Motorola CMOS Logic Data; Motorola Inc., pp. 6-129, 1988.
National Semiconductor GAL Data Sheets and Design Guide, Programmable Login Devices Databook and Design Guide; pp. 2-129-2-226, 1990.
F. Matthew Rhodes, Richard Goldenberg, David Allen and Jack I. Raffel; A Chip Design for Rapid Turnaround IC Customization Using Laser Programmed Connections, MIT Lincoln Labs.
Sau C. Wong, Hock C. So, Jung H. Ou and John Costello; A 5000-Gate CMOS EPLD with Multiple Logic and Interconnect Arrays; IEEE 1989 Custom Integrated Circuits Conference, p. 5.8.1.
J. P. Gray and T. A. Kean; Configurable Hardware: A New Paradigm for Computation.
Sven E. Wahlstrom, Edison Fong, Michael S.

Affiliated with

Also associated with

Rating

Logic module with configurable combinational and sequential bloc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic module with configurable combinational and sequential bloc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic module with configurable combinational and sequential bloc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-974081