Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1996-09-18
1997-10-28
Westin, Edward
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 40, H03K 738, H03K 19173
Patent
active
056821069
ABSTRACT:
A programmable ASIC architecture allows the size of programming transistors to be reduced along with other parts of the device as advances in processing technology are made. Programming enable circuits are used to allow a programming address shift register having fewer bits to be used in the programming of antifuses. Methods of simultaneously programming multiple corresponding antifuses to speed ASIC programming are disclosed. Aspects of the architecture allow output protection for digital logic elements in modules to be eliminated, some testing transistors to be eliminated, the sizes of other testing transistors to be reduced, capacitances on interconnect wire segments to be reduced, some programming transistors to be eliminated, and the sizes of other programming transistors to be reduced.
REFERENCES:
patent: 3629863 (1971-12-01), Neale
patent: 3699543 (1972-10-01), Neale
patent: 3987287 (1976-10-01), Cox et al.
patent: 4146902 (1979-03-01), Tanimoto et al.
patent: 4177475 (1979-12-01), Holmberg
patent: 4207556 (1980-06-01), Sugiyama et al.
patent: 4399372 (1983-08-01), Tanimoto et al.
patent: 4420766 (1983-12-01), Kasten
patent: 4433331 (1984-02-01), Kollaritsch
patent: 4442507 (1984-04-01), Roesner
patent: 4455495 (1984-06-01), Masuhara et al.
patent: 4494220 (1985-01-01), Dumbri et al.
patent: 4499557 (1985-02-01), Holmberg et al.
patent: 4543594 (1985-09-01), Mohsen et al.
patent: 4609830 (1986-09-01), Brandman
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4609998 (1986-09-01), Bosnyak et al.
patent: 4642487 (1987-02-01), Carter
patent: 4651409 (1987-03-01), Ellsworth et al.
patent: 4670749 (1987-06-01), Freeman
patent: 4691161 (1987-09-01), Kant et al.
patent: 4749947 (1988-06-01), Gheewala
patent: 4758745 (1988-07-01), El Gamal et al.
patent: 4769791 (1988-09-01), Liou et al.
patent: 4786904 (1988-11-01), Graham, III et al.
patent: 4818988 (1989-04-01), Cooperman et al.
patent: 4823181 (1989-04-01), Mohsen et al.
patent: 4855619 (1989-08-01), Hsieh et al.
patent: 4857774 (1989-08-01), El-Ayat et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 4881114 (1989-11-01), Mohsen et al.
patent: 4899205 (1990-02-01), Hamdy et al.
patent: 4910417 (1990-03-01), El Gamal et al.
patent: 4910418 (1990-03-01), Graham et al.
patent: 4914055 (1990-04-01), Gordon et al.
patent: 4914322 (1990-04-01), Win et al.
patent: 4924287 (1990-05-01), Orbach
patent: 4943538 (1990-07-01), Mohsen et al.
patent: 4945267 (1990-07-01), Galbraith
patent: 4949084 (1990-08-01), Schwartz et al.
patent: 4963770 (1990-10-01), Keida
patent: 4970686 (1990-11-01), Naruke et al.
patent: 4972105 (1990-11-01), Burton et al.
patent: 4992679 (1991-02-01), Takata et al.
patent: 4996670 (1991-02-01), Ciraula et al.
patent: 5003200 (1991-03-01), Sakamoto
patent: 5008855 (1991-04-01), Eltoukhy et al.
patent: 5015885 (1991-05-01), El Gamal et al.
patent: 5017813 (1991-05-01), Galbraith et al.
patent: 5027012 (1991-06-01), Saeki et al.
patent: 5049969 (1991-09-01), Orbach et al.
patent: 5055718 (1991-10-01), Galbraith et al.
patent: 5073729 (1991-12-01), Greene et al.
patent: 5083083 (1992-01-01), El-Ayat et al.
patent: 5095228 (1992-03-01), Galbraith et al.
patent: 5099149 (1992-03-01), Smith
patent: 5126282 (1992-06-01), Chaing et al.
patent: 5130777 (1992-07-01), Galbraith et al.
patent: 5132571 (1992-07-01), McCollum et al.
patent: 5134457 (1992-07-01), Hamdy et al.
patent: 5172014 (1992-12-01), El-Ayat et al.
patent: 5187393 (1993-02-01), El Gamal et al.
patent: 5191241 (1993-03-01), McCollum et al.
patent: 5194759 (1993-03-01), El-Ayat et al.
patent: 5196724 (1993-03-01), Gordon et al.
patent: 5198705 (1993-03-01), Galbraith et al.
patent: 5200652 (1993-04-01), Lee
patent: 5208530 (1993-05-01), El-Ayat et al.
patent: 5220213 (1993-06-01), Chan et al.
patent: 5223792 (1993-06-01), El-Ayat et al.
patent: 5237219 (1993-08-01), Cliff
patent: 5243226 (1993-09-01), Chan
patent: 5294846 (1994-03-01), Paivinen
patent: 5302546 (1994-04-01), Gordon et al.
patent: 5304871 (1994-04-01), Dharmarajan et al.
patent: 5309091 (1994-05-01), El-Ayat et al.
patent: 5316971 (1994-05-01), Chiang et al.
patent: 5317698 (1994-05-01), Chan
patent: 5341030 (1994-08-01), Galbraith
patent: 5341043 (1994-08-01), McCollum
patent: 5341092 (1994-08-01), El-Ayat et al.
patent: 5347519 (1994-09-01), Cooke et al.
patent: 5367207 (1994-11-01), Goetting et al.
patent: 5367208 (1994-11-01), El Gamal et al.
patent: 5396127 (1995-03-01), Chan et al.
patent: 5430390 (1995-07-01), Chan et al.
patent: 5469077 (1995-11-01), Cox
patent: 5477165 (1995-12-01), ElAyat et al.
patent: 5488317 (1996-01-01), Webster et al.
patent: 5493526 (1996-02-01), Turner et al.
patent: 5504439 (1996-04-01), Tavana
patent: 5504440 (1996-04-01), Sasaki
patent: 5565792 (1996-10-01), Chiang et al.
patent: 5587669 (1996-12-01), Chan et al.
patent: 5594364 (1997-01-01), Chan et al.
patent: 5606267 (1997-02-01), El Ayat et al.
"A CMOS Electrically Configurable Gate Array", K. El-Ayat et al., (1988) IEEE International Solid State Circuits Conference, 2 pgs.
Solid State Technology, vol. 34, No. 11, Nov. 1991, pp. 67-71,Wilson et al., "A Four-Metal Layer, High Performance Interconnect System For Bipolar and BiCMOS Circuits" (1991).
Proceedings of the IEEE 1989 Custom Integrated Circuits Conference, "A 5000-Gate CMOS EPLD with Multiple Logic and Interconnect Arrays", Wong et al., Session 5, pp. 5.8.1-5.8.4, May (1989).
"An Architecture for Electrically Configurable Gate Arrays", El-Gamal et al., IEEE Journal of Solid-State Circuits, vol. 24, No. 2, Apr. (1989), pp. 394-398.
Proceedings of the IEEE, "Architecture of Field-Programmable Gate Arrays", Rose et al., vol. 81, No. 7, pp. 1013-1029, Jul. (1993).
IEEE Journal of Solid-State Circuits, "Architecture of Field Programmable Gate Arrays: The Effect of Logic Block Functionality on Area Efficiency", Rose et al., vol. 25, No. 5, pp. 1217-1225, Oct. (1990).
IEEE Journal of Solid-State Circuits, "A Water-Scale Digital Integrator Using Restructable VLSI", J. Raffel et al., vol. SC-20, No. 1, pp. 399-406, Feb. (1985).
Microelectronics Journal, "A Very-High-Speed Field-Programmable Gate Array Using Metal-to-Metal Antifuse Programmable Elements*", Journal 23, No. 7, pp. 561-568 Nov. (1992).
Microprocessors and Microsystems, "Field-Programmable gate array with non-volatile configuration", Haines, vol. 13, No. 5, Jun. (1989), pp. 305-312.
Proceedings of the IEEE 1991 Custom Integrated Circuits Conference, "FPGA Performance versus Cell Granularity", Kouloheris et al., Session 6, pp. 6.2.1-6.2.4, May (1991).
The New York Times, "Making Designer Chips on a Desktop Setup", Pollack pp. 3 pages, Aug. (1991).
IBM Technical Disclosure Bulletin, "Merged And/Or Array PLA Using Double Polysilicon FET Process", Greenspan et al., vol. 23, No. 6, Nov. (1980).
IBM Technical Disclosure Bulletin, vol. 24, No. 7B, Dec. (1981), p. 3898, Askin et al., "PLA With Segmented Lines For Faster Signal Processing".
Electronic Design, "programmable logic chip rivals gate arrays in flexibility", Kitson et al., vol. 31, No. 25. pp. 95-100, Dec. (1983).
IBM Technical Disclosure Bulletin, vol. 19, No. 7, Dec. 1976, pp. 2628-2629, Conrad et al., "Programmable Logic Array With Increased Personlization Density".
IBM Technical Disclosure Bulletin, vol. 19, No. 6, Nov. 1976, pp. 2144-2145, Balasubramanian et al., "Program Logic Array With Metal Level Personalization".
ESD: The Electronic System Design Magazine, "VLSI Design Technology, Logic Array Beats Development Time Blues", Marr, pp. 38-41, Nov. (1989).
IEEE 1990 Custom Integrated Circuits Conference, "Third-Generation Architecture Boosts Speed and Density of Field-Programmable Gate Arrays", Hsieh et al., Session 31, May (1990).
Blair Benjamin W.
Chua Hua-Thye
Cox William D.
Kolze Paige A.
QuickLogic Corporation
Roseen Richard
Wallace T. Lester
Westin Edward
LandOfFree
Logic module for field programmable gate array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic module for field programmable gate array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic module for field programmable gate array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1028444