Logic element for a programmable logic integrated circuit

Details Logic element for a programmable logic integrated circuit Logic element for a programmable logic integrated circuit

2000-06-28

2001-08-07

Tokar, Michael (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S039000

Reexamination Certificate

active

06271680

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invent-on relates to the field of programmable logic devices, and more particularly, to programmable logic devices having highly flexible and efficient logic elements.
Logic devices and methods of their operation are well known to those of skill in the art. Programmable logic devices have found particularly wide application as a result of their combined low up-front cost and versatility to the user.
Altera's FLEX® and MAX® lines of programmable logic are among the most advanced and successful programmable logic devices. In the FLEX® 8000 logic devices, for example, a large matrix of logic elements (LEs), also known as logic cells (LCells) is utilized. In one commercial embodiment of such devices, each logic element effectively includes a 4-input logic block for performance of combinational logic (e.g., AND, OR, NOT, XOR, NAND, NOR, and many others) and a register that provides sequential logic features.
The logic elements are arranged in groups of, for example, eight to form larger logic array blocks (LABs). The LABs contain, among other things, a local interconnection structure. The various LABs are arranged in a two-dimensional array, with the various LABs connectable to each other and to I/O pins of the device though continuous lines that run the entire length/width of the device. These lines are referred to as row interconnect and column interconnect or collectively as “global” interconnect lines. In Altera's line of production these may include what are referred to as “Horizontal FastTracks™” and “Vertical FastTracks™.” Further details on the FLEX and MAX products are provided in Altera's databook.
These logic devices have met with substantial success and are considered pioneering in the area of programmable logic. While pioneering in the industry, certain limitations still remain. Notably, in applications that use currently available devices, some of the resources of the device may be wasted when performing certain functions.
For example, the resources of a 4-input logic element are not all used when performing a 3-input logic functions. Consequently, the remaining resources (i.e., one of the inputs and the unused logic functionality) are wasted. Currently available devices do not allow the results of more than one logic function to be provided by a single logic element.
In some commercial embodiments, lookup tables are used to provide the logic functions. Each logic element has one lookup table that provides an output based on the value on the logic element's inputs. Though the lookup table can perform combinational logic for the number of inputs the logic element provides, (e.g., a 4-input lookup table for a 4-input logic element,) the logic element is actually comprised of a number of smaller lookup tables (e.g., two 3-input lookup tables, one or both of which may be made up of two 2-input lookup tables.) Thus, if a logic element is used to perform a logic function for only three inputs, the other 3-input logic function is unused and wasted. Although illustrated herein by reference to a lookup table, other types of logic functions used in logic elements may be similarly wasted.
Further, often a logic element is used for rebuffering and routing of signals. In this scenario, only one of the inputs to the logic element is used, while the logic functions and remaining inputs of the logic element go unused. Again, this is a waste of inputs and logic resources on the logic device.
Finally, though existing devices provide for a carry function from one logic element to adjacent logic elements, these devices have no provisions for routing the carry function to the interconnect system of the PLD.
For at least the above reasons, a PLD which makes more efficient use of logic resources and provides greater interconnect flexibility is needed.
SUMMARY OF THE INVENTION
The present invention provides a logic element for a programmable logic device that is more flexible than previous logic elements. As such, the logic capabilities of the logic element may be used more effectively. It provides additional configuration options and signal paths for the logic element, without requiring a lot of additional space.
In particular, a logic element is provided that includes a logic function block capable of outputting the results of two independent logic functions, simultaneously. In the specific embodiment, the logic function block comprises two independent 3-input lookup tables. The two 3-input lookup tables may be configured as a 4-input lookup table with a single output, or they may be independently operated with each lookup table providing an independent logic function result. A path is provided for each of the logic function block outputs to an interconnect structure for the programmable logic device.
Carry logic also provided for generating carry results from arithmetic operations performed by the logic element. The present invention provides a path such that the carry results may be output from the logic element, simultaneously with a result from the logic function block.
A bypass path is also provided in the logic element for routing a signal from one of the inputs of the logic element to an output of the logic element without performing logical functions on the signal, while the other output terminal provides the result of a logical function based on the inputs to the logic element.
As will be recognized, the added flexibility of the present inventive logic element provides great advantages over the prior art. For example, the logic element may be used more effectively since resources that would have been left unused in previous logic elements may be put to beneficial use. For example, if less than all the inputs are being used for a logic element, another function may be performed with the same logic element.
Other objects, features, and advantages of the present invention will become apparent upon consideration of the following detailed description and the accompanying drawings, in which like reference designations represent like features throughout the figures.


REFERENCES:
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4677318 (1987-06-01), Veenstra
patent: 4706216 (1987-11-01), Carter
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4831591 (1989-05-01), Imazeki et al.
patent: 4871930 (1989-10-01), Wong et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4903223 (1990-02-01), Norman et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 4975601 (1990-12-01), Steele
patent: 5099150 (1992-03-01), Steele
patent: 5121006 (1992-06-01), Pedersen
patent: 5128559 (1992-07-01), Steele
patent: 5144582 (1992-09-01), Steele
patent: 5237573 (1993-08-01), Dhuey et al.
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5350954 (1994-09-01), Patel
patent: 5371442 (1994-12-01), Patel et al.
patent: 5384500 (1995-01-01), Hawes et al.
patent: 5963050 (1999-10-01), Young et al.
patent: B1 4617479 (1993-09-01), Hartmann et al.
patent: 0 227 329 (1987-07-01), None
patent: WO 95/16993 (1995-06-01), None
Altera Corporation, 1996 Data Sheet, Chapter 5, “MAX 7000 Programmbable Logic Device Family,” Version 4, pp. 191-219, (Jun. 1996).
Altera Corporation, 1995 Data Sheet, “FLEX 10K Embedded Programmable Logic Family,” Version 1. pp. 1-39, (Jul. 1995).
Altera Corporation, 1995 Data Sheet, “MAX 9000 Programmable Logic Device Family,” Version 2, pp. 119-152, (Mar. 1995).
Altera Corporation, 1194 Data sheet, “FLEX 8000 Programmable Logic Device Family,” Version 4, pp. 1-22, (Aug. 1994).
Altera Corporation, 1993 Data Sheet, “MAX 7000 Programmable Logic Device Family,” Version 1, pp. 69-81, (Aug. 1993).
Xilinx Corporation, 1997 Data Sheet, “XC5200 Series Field Programmable Gate Arrays,” Version 5.0, pp. 4-163 to 4-234 (Sep. 18, 1997).
Xilinx Corporation, 1995 Technical Data, “XC5200 Logic Cell Array Family,” Preliminary Version 2.0, pp. 1-42, (May 1995).
Xilinx Corporation, The Programmable Logic Dat

Affiliated with

Also associated with

Rating

Logic element for a programmable logic integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic element for a programmable logic integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic element for a programmable logic integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2481541