Logic configured for complimenting data on a bus when...

Details Logic configured for complimenting data on a bus when... Logic configured for complimenting data on a bus when...

2006-05-16

2006-05-16

Ray, Gopal C. (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S034000, C712S220000

Reexamination Certificate

active

07047345

ABSTRACT:
A system includes logic configured for counting transitions between data on a bus and data to be put onto the bus. Where the counted transitions exceed a threshold, the data to be put onto the bus is complemented. As a result, complemented data is put on the bus where the threshold was exceeded and un-complemented data is put on the bus where the threshold was not exceeded.

REFERENCES:
patent: 5168531 (1992-12-01), Sigel
patent: 5684997 (1997-11-01), Kau et al.
patent: 5710911 (1998-01-01), Walsh et al.
patent: 5713006 (1998-01-01), Shigeeda
patent: 5721933 (1998-02-01), Walsh et al.
patent: 5724553 (1998-03-01), Shigeeda
patent: 5727221 (1998-03-01), Walsh et al.
patent: 5729720 (1998-03-01), Kau et al.
patent: 5734919 (1998-03-01), Walsh et al.
patent: 5737563 (1998-04-01), Shigeeda
patent: 5737748 (1998-04-01), Shigeeda
patent: 5737764 (1998-04-01), Shigeeda
patent: 5754436 (1998-05-01), Walsh et al.
patent: 5754837 (1998-05-01), Walsh et al.
patent: 5771373 (1998-06-01), Kau et al.
patent: 5778425 (1998-07-01), Shigeeda
patent: 5781780 (1998-07-01), Walsh et al.
patent: 5784291 (1998-07-01), Chen et al.
patent: 5802555 (1998-09-01), Shigeeda
patent: 5805854 (1998-09-01), Shigeeda
patent: 5822550 (1998-10-01), Milhaupt et al.
patent: 5835733 (1998-11-01), Walsh et al.
patent: 5842005 (1998-11-01), Walsh et al.
patent: 5845132 (1998-12-01), Walsh et al.
patent: 5848253 (1998-12-01), Walsh et al.
patent: 5852370 (1998-12-01), Ko
patent: 5864702 (1999-01-01), Walsh et al.
patent: 5867717 (1999-02-01), Milhaupt et al.
patent: 5870617 (1999-02-01), Walsh et al.
patent: 5870621 (1999-02-01), Walsh et al.
patent: 5872983 (1999-02-01), Walsh et al.
patent: 5875312 (1999-02-01), Walsh et al.
patent: 5943507 (1999-08-01), Cornish et al.
patent: 5987244 (1999-11-01), Kau et al.
patent: 6112273 (2000-08-01), Kau et al.
patent: 6182203 (2001-01-01), Simar, Jr. et al.
patent: 6421754 (2002-07-01), Kau et al.
patent: 6493827 (2002-12-01), Mueller et al.
patent: 6624670 (2003-09-01), Payne et al.
patent: 6674897 (2004-01-01), Sugisaki et al.
patent: 6819578 (2004-11-01), Regev
patent: 2003/0058674 (2003-03-01), Regev
“Using complementation and resequencing to minimize transitions” by Murgai et al. (abstract only) Publication Date: Jun. 15-19, 1998.
Philips Semiconductors Product Specification, “74HC/HCT390—Dual decade ripple counter,” Dec. 1990, pp. 1-7.
TechEncyclopedia, “TMDS (Transition Minimized Differential Signaling),” retrieved from the internet at www.techweb.com/encyclopedia/defineterm?term=TMDS on Dec. 5, 2003, pp. 1-3.

Affiliated with

Also associated with

Rating

Logic configured for complimenting data on a bus when... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic configured for complimenting data on a bus when..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic configured for complimenting data on a bus when... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3596373