Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction
Reexamination Certificate
2005-12-13
2005-12-13
Le, Don (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Output switching noise reduction
C326S083000, C326S103000
Reexamination Certificate
active
06975133
ABSTRACT:
A logic circuit is provided with a first inverter having a plurality of linear gate transistors driving a first capacitive load and a second inverter having a plurality of cellular gate transistors driving a second capacitive load. The first inverter is serially connected to the second inverter. The second capacitive load is larger than the first capacitive load.
REFERENCES:
patent: 4636825 (1987-01-01), Baynes
patent: 5355008 (1994-10-01), Moyer et al.
patent: 5447876 (1995-09-01), Moyer et al.
patent: 5532969 (1996-07-01), Houghton et al.
patent: 6084266 (2000-07-01), Jan
patent: 6121657 (2000-09-01), Yama
patent: 6140687 (2000-10-01), Shimomura et al.
patent: 6359477 (2002-03-01), Pathak
patent: 6388292 (2002-05-01), Lin
patent: 6407601 (2002-06-01), Lin
patent: 6548839 (2003-04-01), Strachan et al.
patent: 6624679 (2003-09-01), Tomaiuolo et al.
patent: 62-242364 (1987-10-01), None
Chan Victor Wing Chung
Huang Shih-Fen
Wann Hsing-Jen C.
Cioffi, Esq. James
Le Don
Ohlandt Greeley Ruggiero & Perle L.L.P.
LandOfFree
Logic circuits having linear and cellular gate transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic circuits having linear and cellular gate transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic circuits having linear and cellular gate transistors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3520607