Logic circuits for wave pipelining

Details Logic circuits for wave pipelining Logic circuits for wave pipelining

1996-03-22

1997-12-23

Hudspeth, David R.

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Field-effect transistor

326114, H03K 19003

Patent

active

057010943

ABSTRACT:
A family of CFET logic circuits useful for wave-pipeline systems is described, and a method to design same. The invention uses complementary transmission gates and pull-up or pull-down transistors to achieve a family of CFET logic circuits which include AND, NAND, OR, NOR, XOR, XNOR, select, select-invert, invert, and not-invert functions. Each circuit is tuned to provide substantially equal delays, high-quality ones and zeros, and substantially equal rise and fall times, for every combination of input-state transition and output-state transition.

REFERENCES:
patent: 3943378 (1976-03-01), Beutler
patent: 4541067 (1985-09-01), Whitaker
patent: 4555609 (1985-11-01), Robinson et al.
patent: 4607176 (1986-08-01), Burrows et al.
patent: 4620117 (1986-10-01), Fang
patent: 4710649 (1987-12-01), Lewis
patent: 5200907 (1993-04-01), Tran
patent: 5528177 (1996-06-01), Sridhar et al.
Akers, "Binary Decision Diagrams", IEEE Transactions on Computers, vol. C-27, pp. 509-516, Jun. 1978.
Anderson et al. "The IBM System/360 Model 91: Floating-Point Execution Unit", IBM Journal of Research and Development, No. 11, pp. 34-35, Jan. 1967.
Bryant, "Graph-Based Algorithms for Boolean Function Manipulation", IEEE Transactions on Computers, vol. C-35, No. 8, pp. 677-691, Aug. 1986.
Cotten, "Maximum-Rate Pipeline Systems AFIPS Conference Proceedings", 1969 Spring Joint Computer Conference, vol. 34, pp. 581-586, May 1969.
Ekroot, "Optimization of Pipelined Processors by Insertion of Combinational Logic Delay", dissertation, Stanford University, Jan. 1987.
Fan et al, "A CMOS Parallel Adder Using Wave Pipelining", Advanced Research in VLSI and Parallel Systems, Proceedings of the 1992 Brown/MIT Conference, pp. 147-164, Jan. 1992.
Flynn et al, "Subnanosecond Arithmetic", Abstract for 1990-1993, Computer Systems Laboratory, Stanford University, i-13, May 1993.
Ghosh et al, "A 400 MHz Wave-Pipelined 8.times.8 Bit Multiplier in CMOS Technology", IEEE, pp. 198-201, Jan. 1993.
Gray et al, "Theoretical and Practical Issues in CMOS Wave Pipelining", Dept. Elect. & Computer Engineering, N. Carolina State U., Elsevier Science Publishers B.V., pp. 397-409, Jan. 1992.
Joy et al, "Placement for Clock Period Minimization with Multiple Wave Propagation", Proceedings of the 28th ACM/IEEE Desing Automation Conference, pp. 640-643, Jun. 1991.
Karplus, "AMAP: a Technology Mapper for Selector-Based Field Programmable Gate Arrays", Proceedings of the 28th ACM/IEEE Design Automation Conference, pp. 244-247, Jun. 1991.
Klass et al, "Fast Multiplication of VLSI Using Wave Pipelining Techniques", Journal of VLSI Signal Processing, vol. 7, pp. 233-248, May 1994.
Klass et al, "Pushing the Limits of CMOS Technology: a Wave-Pipelined Multiplier", Hot Chips V, pp. 1-22, Aug. 1993.
Klass et al, "Use of CMOS Technology in Wave Pipelining Section Computer Architecture and Digital Systems", IEEE, Delft U. of Technology, pp. 303-308, Jan. 1991.
Lam et al, "Valid Clocking in Wave Pipelined Circuits", 1992 IEEE/ACM International Conference on Computer-Aided Design, digest of technical papers, pp. 518-525, Nov. 1992.
Shimohigashi et al, "Low Voltage ULSI Design", IEEE J.S.S.C. vol. 28, No. 4, pp. 408-413, Apr. 1993.
Weste et al, "Principles of CMOS VLSI Design--a Systems Perspective" Addison-Wesley Pub. Co., 2nd Ed., Jan. 1993.
Wong, "Techniques for Designing High-Performance Digital Circits Using Wave Pipelining", dissertation, Stanford U., Jan. 1991.
Wong et al, "Designing High Performance Digital Circuis Using Wave Pipelining: Algorithms and Practical Experiences", IEEE Trans. on CAD of Integrated Circuits & Systems, vol. 12, No. 1, pp. 25-46, Jan. 1993.
Yano et al, "A 3.8-ns CMOS 16.times.16 Bit Multiplier Using Complementary Pass-Transistor Logic", IEEE J.S.S.C., vol. 25, No. 2, pp. 388-395, Apr. 1990.
Zhang et al, "CMOS Wave Pipelining by Complementary Pass Transistor Logic", Dept. Elect. & Computer Engr., pp. 1-12, Jul. 1993.

Affiliated with

Also associated with

Rating

Logic circuits for wave pipelining does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic circuits for wave pipelining, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic circuits for wave pipelining will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1804600