Logic circuitry

Details Logic circuitry Logic circuitry

2007-05-22

2007-05-22

Cho, James H. (Department: 2819)

Electronic digital logic circuitry

Clocking or synchronizing of logic stages or gates

Field-effect transistor

C326S098000

Reexamination Certificate

active

10967563

ABSTRACT:
A logic circuit including at least one evaluate circuit coupled to a static output logic circuit. In one example, the evaluate circuit includes a dynamic node, a full keeper, an evaluate device, and a logic tree. In some examples, the output logic circuit is a sampled static output logic circuit and includes a sample device. In some examples, the logic circuit includes multiple evaluate circuits, each with a dynamic node coupled to a control gate of a transistor of the output logic circuit. Some examples may include a delay in a clock signal to increase the internal race margin.

REFERENCES:
patent: 5291076 (1994-03-01), Bridges
patent: 5828234 (1998-10-01), Sprague
patent: 5933038 (1999-08-01), Klass
patent: 5986475 (1999-11-01), Kim et al.
patent: 6239621 (2001-05-01), Milshtein et al.
patent: 6316960 (2001-11-01), Ye
patent: 6407585 (2002-06-01), Vinh
patent: 6459304 (2002-10-01), Naffziger
patent: 6646487 (2003-11-01), Nedovic et al.
patent: 6690204 (2004-02-01), Belluomini et al.
Naffziger et al., “The Implementation of the Itanium 2 Microprocessor,” IEEE Journal of Solid-State Circuits, vol. 37, No. 11, Nov. 2002, pp. 1448-1460.
Nambu et al., “A 1.8-ns Access, 550-MHz, 4.5-Mb CMOS SRAM,” IEEE Journal of Solid-State Circuits, vol. 33, No. 11, Nov. 1998, pp. 1650-1658.

Affiliated with

Also associated with

Rating

Logic circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic circuitry will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3767814