Electrical computers and digital processing systems: support – Data processing protection using cryptography – Tamper resistant
Reexamination Certificate
2007-10-30
2007-10-30
Zand, Kambiz (Department: 2134)
Electrical computers and digital processing systems: support
Data processing protection using cryptography
Tamper resistant
C713S189000, C713S190000, C380S037000, C326S037000, C326S063000
Reexamination Certificate
active
10606161
ABSTRACT:
Operation of a logic circuit for performing a desired logic function is scrambled. Logic gates and/or transistors are provided in the logic circuit so that the logic function is performed in at least two different ways. The way in which the logic function is performed is determined by the value of a function selection signal applied to the logic circuit. The function selection signal is random and is applied to the logic circuit, and the function selection signal is refreshed at determined instants for scrambling operation of the logic circuit. For identical data applied at the input of the logic circuit and for different values of the function selection signal, the polarities of certain internal nodes of the logic circuit and/or the current consumption of the logic circuit are not identical.
REFERENCES:
patent: 4968903 (1990-11-01), Smith et al.
patent: 6349318 (2002-02-01), Vanstone et al.
patent: 6419159 (2002-07-01), Odinak
patent: 6498404 (2002-12-01), Thuringer et al.
patent: 6654884 (2003-11-01), Jaffe et al.
patent: 6658569 (2003-12-01), Patarin et al.
patent: 6804782 (2004-10-01), Qiu et al.
patent: 6839847 (2005-01-01), Ohki et al.
patent: 2002/0124178 (2002-09-01), Kocher et al.
patent: 19936918 (2000-04-01), None
Hennessy, John L. et al. Computer Organization and Design, The Hardware/Software Interface. 1998 Morgan Kaufmann, pp. B2-B11 & B46.
National Semiconductor. “54LS157 . . . Quad 2-Line to 1-Line Data Selectors/Multiplexers”, Jun. 1989.
ON Semiconductor. “MC14001B Series B-Suffix Series CMOS Gates”, Aug. 2000.
Benini, Luca et al. “Energy-Aware Design Techniques for Differential Power Analysis Protection”, Jun. 2003, ACM.
Goubin et al., DES and Differential Power Analysis The Duplication Method, Cryptographic Hardware and Embedded Systems, 1stInternational Workshop, Ches'99, Worcester, MA, Aug. 12-13, 1999, Proceedings, Lecture Notes in Computer Science, Berlin, Springer, DE, vol. 1717, Aug. 12, 1999, pp. 158-172, XP001001354.
Allen Dyer Dopplet Milbrath & Gilchrist, P.A.
Simitoski Michael J
STMicroelectronics SA
Zand Kambiz
LandOfFree
Logic circuit with variable internal polarities does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic circuit with variable internal polarities, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic circuit with variable internal polarities will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3901344