Logic circuit, logic circuit design method, logic circuit...

Details Logic circuit, logic circuit design method, logic circuit... Logic circuit, logic circuit design method, logic circuit...

2007-06-26

2007-06-26

Cho, James H. (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

C326S041000

Reexamination Certificate

active

11086587

ABSTRACT:
A latch conversion circuit which is to be added to a basic logic circuit to obtain a latch circuit having an extremely small through delay amount is prepared in advance. Moreover, provided is means for obtaining a latch circuit position whereat the shifting of the clock edge, such as skew or jitter, can be absorbed to the maximum extent possible, and for forming a latch circuit by adding the latch conversion circuit to the basic logic circuit located at the obtained point. Accordingly, a latch circuit which is not, to the extent possible, affected by skew or jitter can be designed.

REFERENCES:
patent: 6828838 (2004-12-01), Anshumali et al.
patent: 7103857 (2006-09-01), Nosowicz
patent: 2001-156598 (2001-06-01), None
patent: 2004-56238 (2004-02-01), None
Harris, D., et al. , “SP 25:7: Skew-Tolerant Domino Circuits”, IEEE Int'l Solid-State Circuits Conf., p. 422 (1997), no month.

Affiliated with

Also associated with

Rating

Logic circuit, logic circuit design method, logic circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic circuit, logic circuit design method, logic circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic circuit, logic circuit design method, logic circuit... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3809608