Logic circuit for a semiconductor memory device

Details Logic circuit for a semiconductor memory device Logic circuit for a semiconductor memory device

1996-04-01

1998-09-08

Santamauro, Jon

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Decoding

326 17, 326121, H03K 190948

Patent

active

058049894

ABSTRACT:
In a logic circuit including a NAND type or a NOR type decoder, a p-MOS type transistor for precharge or an n-MOS type transistor for discharge is connected to a common node. The transistor allows precharge or discharge to be completed in a short period of time by promoting the charging or discharging of stray capacitances. Therefore, the circuit reduces the period of time necessary for the decoder to produce a high level output or a low level output.

REFERENCES:
patent: 4404474 (1983-09-01), Dingwall
patent: 4571510 (1986-02-01), Seki et al.
patent: 5274278 (1993-12-01), Bauer et al.
patent: 5387827 (1995-02-01), Yokoyama et al.
Rhyne. Fundamentals of Digital Systems Design. Prentice Hall, NJ pp. 70-71, 1973.
Horenstein. Microelectronic Circuits and Devices. Prentice Hall, NJ. pp. 753-755, 1990.

Affiliated with

Also associated with

Rating

Logic circuit for a semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic circuit for a semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic circuit for a semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1285063