Logic circuit and method of logic circuit design

Details Logic circuit and method of logic circuit design Logic circuit and method of logic circuit design

2003-08-27

2008-03-18

Chang, Daniel D. (Department: 2819)

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Field-effect transistor

C326S112000, C326S113000

Reexamination Certificate

active

07345511

ABSTRACT:
A complementary logic circuit contains a first logic input, a second logic input, a first dedicated logic terminal, a second dedicated logic terminal, a first logic block, and a second logic block. The first logic block consists of a network of p-type transistors for implementing a predetermined logic function. The p-type transistor network has an outer diffusion connection, a first network gate connection, and an inner diffusion connection. The outer diffusion connection of the p-type transistor network is connected to the first dedicated logic terminal, and the first network gate connection of the p-type transistor network is connected to the first logic input. The second logic block consists of a network of n-type transistors which implements a logic function complementary to the logic function implemented by the first logic block. The n-type transistor network has an outer diffusion connection, a first network gate connection, and an inner diffusion connection. The outer diffusion connection of the n-type transistor network is connected to the second dedicated logic terminal, and the first network gate connection of the n-type transistor network is connected to the second logic input. The inner diffusion connections of the p-type network and of the n-type network are connected together to form a common diffusion logic terminal.

REFERENCES:
patent: 3986042 (1976-10-01), Padgett et al.
patent: 5412599 (1995-05-01), Daniele et al.
patent: 5917758 (1999-06-01), Keeth
patent: 6084437 (2000-07-01), Sako
patent: 6124736 (2000-09-01), Yamashita et al.
patent: 6185719 (2001-02-01), Sako
patent: 6486708 (2002-11-01), Yamashita et al.
Al-Assadi et al, “Pass-Transistor Logic Design”,Int. J. Electronics, 70(4):739-749, 1991.
Chandrakasan et al, “Minimizing Power Consumption in Digital CMOS Circuits”,Proc. IEEE, 83(4):498-523, 1995.
Ozdag et al, “High-Speed QDI Asynchronous Pipelines”,Proc. 8thInt. Symposium on Asynchronous Circuits and Systems, Apr. 2002, pp. 1-10.
Morgenshtein et al, “Gate-Diffusion Input (GDI)—A Novel Power Efficient Method for Digital Circuits: A Design Methodology”,14th Annual IEEE International ASIC/SOC Conference, Sep. 2001, pp. 39-43.
Morgenshtein et al, “Gate-Diffusion Input (GDI): A Power Eficient Method for Digital Combinatorial Circuits”,IEEE Trans. VLSD Systems, 10(5):566-581, Oct. 2002.
Morgenshtein et al, “Asynchronous exagerate Gate-Diffusion Input (GDI) Circuits”,ISCAS 2002 IEEE International Symposium on Circuits and Systems, May 2002, pp. 1-8.
David et al, “An Efficient Implementation of Boolean Functions as Self-Timed Circuits”,IEEE Trans. On Computers, 41(1):2-11, 1992.
Alidina et al, “Precomputation-Based Sequential Logic Optimization for Low Power”,IEEE Trans. VLSD Systems, 2(4):426-436, 1994.
Zimmerman et al, “Low-Power Logic Styles: CMOS Versus Pass-Transistor Logic”,IEEE J. Solid-State Circuits, 32(7):1079-1090, 1997.
Yano et al, “Top-Down Pass-Transistor Logic Design”,IEEE J. Solid-State Circuits, 31(6):792-803, 1996.
Chandrakasan et al, “Low-Power CMOS Digital Design”,IEEE J. Solid-State Circuits, 27(4):473-484, 1992.

Affiliated with

Also associated with

Rating

Logic circuit and method of logic circuit design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic circuit and method of logic circuit design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic circuit and method of logic circuit design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3961909