Logic cell using only two N type transistors for generating each

Details Logic cell using only two N type transistors for generating each Logic cell using only two N type transistors for generating each

1993-05-28

1995-05-23

Hudpseth, David R.

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Field-effect transistor

327408, H03K 19094

Patent

active

054184800

ABSTRACT:
A programmable logic cell has two inputs and six outputs, each output being a different logical function of the inputs. Each output is generated by a pair of NMOS transistors, one transistor of each pair having its gate connected to one of the inputs and the other transistor of each pair having its gate connected to the inverse of the same input.

REFERENCES:
patent: 4633220 (1986-12-01), Burgess
patent: 4893031 (1990-01-01), Masuda
patent: 5079446 (1992-01-01), Holzle
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5245227 (1993-09-01), Furtek et al.

Affiliated with

Also associated with

Rating

Logic cell using only two N type transistors for generating each does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic cell using only two N type transistors for generating each, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic cell using only two N type transistors for generating each will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2142601