Logic block control architectures for programmable logic...

Details Logic block control architectures for programmable logic... Logic block control architectures for programmable logic...

2008-07-08

2008-07-08

Barnie, Rexford (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S038000, C326S039000, C326S047000

Reexamination Certificate

active

07397276

ABSTRACT:
Systems and methods are disclosed herein to provide logic block slice architectures and programmable logic block architectures along with control logic architectures in accordance with embodiments of the present invention. For example, in accordance with an embodiment of the present invention, a programmable logic device includes a plurality of programmable logic blocks and a plurality of logic block slices within each of the programmable logic blocks, with each of the logic block slices having at least a first and a second slice each having at least a first lookup table. At least one of the programmable logic blocks includes at least a first logic block slice, a second logic block slice, and a third logic block slice, with the first logic block slice being a logic block slice type different from the second logic block slice, and the third logic block slice being a logic block slice type different from the first and second logic block slices. Control logic provides at a programmable logic block level bundled and/or unbundled control signals at a logic block slice level for at least two of the logic block slices.

REFERENCES:
patent: 6529040 (2003-03-01), Carberry et al.
patent: 6603332 (2003-08-01), Kaviani et al.
patent: 7111273 (2006-09-01), Ganesan et al.
patent: 2004/0178818 (2004-09-01), Crotty et al.
Lattice Semiconductor Corporation, LatticeECP/EC Family Data Sheet, Version 02.1, Nov. 2005, 159 pages.
Lattice Semiconductor Corporation, Lattice XP Family Data Sheet, Version 04.2, Mar. 2006, 127 pages.
Altera, Section I. Stratix Device Family Data Sheet, vol. 1, Sep. 2004, 276 pages.
Xilinx, Virtex-E 1.8 V, Field Programmable Gate Arrays, DS022-2 (v2.8) Jan. 16, 2006, 54 pages.
Xilinx, Virtex-4, User Guide, UG070 (v1.4) Sep. 12, 2005, 388 pages.
Xilinx, Spartan-3E FPGA Family: Complete Data Sheet, DS312 May 19, 2006, 230 pages.
Xilinx, Spartan-3 FPGA Family: Complete Data Sheet, DS099 Apr. 26, 2006, 206 pages.
U.S. Appl. No. 11/445,620, filed Jun. 2, 2006, Agrawal et al.
U.S. Appl. No. 11/446,542, filed Jun. 2, 2006, Agrawal et al.
U.S. Appl. No. 11/498,646, filed Aug. 3, 2006, Ding et al.
Altera, Section 1, Stratix II Device Family Data Sheet, vol. 1, Jan. 2006, 232 pages.
Xilinx, Virtex-4, Family Overview, DS112, (v1.5) Feb. 10, 2006, 9 pages.
Xilinx, Virtex-II Platform FPGAs: Complete Date Sheet, DS031 (v3.4) Mar. 1, 2005, 318 pages.
Virtex-E 1.8V Field Programmable Gate Arrays, Production Product Specification, Jan. 16, 2006, pp. 1-54, Xilinx Corporation.
Virtex-4 Family Overview, Preliminary Product Specification, Feb. 10, 2006, pp. 1-9, Xilinx Corporation.
Virtex-II Platform FPGAs: Complete Data Sheet, Product Specification, Mar. 1, 2005, Module 1 and pp. 1-40 of Module 2, Xilinx Corporation.
Stratix II Device Handbook, vol. 1, Apr. 2006, pp. 1-1 to 1-6 and 2-1 to 2-39, Altera Corporation.
LatticeECP/EC Family Data Sheet, Mar. 2006, pp. 1-1 to 1-2, 2-1 to 2-33, and revision history, Lattice Semiconductor Corporation.
LatticeXP Family Data Sheet, Jun. 2006, pp. 1-1 to 1-2, 2-1 to 2-28, and 6-1 to 6-2, Lattice Semiconductor Corporation.

Affiliated with

Also associated with

Rating

Logic block control architectures for programmable logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic block control architectures for programmable logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic block control architectures for programmable logic... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2757428