Electronic digital logic circuitry – Function of and – or – nand – nor – or not
Reexamination Certificate
2011-01-04
2011-01-04
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Function of and, or, nand, nor, or not
C326S038000
Reexamination Certificate
active
07863937
ABSTRACT:
A logic gate implements logical expressions. A least one logic gate input receives at least one input logic gate signal and at least one control signal. At least one output for produces a logic gate output signal. A nonlinear updater operates as a dynamically configurable element to produce a plurality of different logic gates as selected by the control signal. The nonlinear updater includes a nonlinear updater output. The nonlinear updater is configured to apply a nonlinear function to the input logic gate signal to produce the nonlinear updater output signal representing a logical expression being implemented by one of the plurality of different logic gates on the input logic gate signal. A comparator includes a comparator input that is adapted to receive a reference threshold value for producing the logical gate output signal based on a comparison of the nonlinear output signal to the reference threshold value.
REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 5007087 (1991-04-01), Bernstein et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5291555 (1994-03-01), Cuomo et al.
patent: 5504841 (1996-04-01), Tani
patent: 5745655 (1998-04-01), Chung et al.
patent: 5809009 (1998-09-01), Matsuoka et al.
patent: RE35977 (1998-12-01), Cliff et al.
patent: 6014445 (2000-01-01), Kohda et al.
patent: 6025735 (2000-02-01), Gardner et al.
patent: 6850252 (2005-02-01), Hoffberg
patent: 6876232 (2005-04-01), Yoo
patent: 7068069 (2006-06-01), Fujita
patent: 7453285 (2008-11-01), Kiel et al.
patent: 2003/0216919 (2003-11-01), Roushar
patent: 2004/0036636 (2004-02-01), Mai et al.
patent: 2005/0073337 (2005-04-01), Ditto et al.
patent: 2006/0091905 (2006-05-01), Ditto et al.
patent: 2008/0150578 (2008-06-01), Kiel et al.
patent: 2008/0278196 (2008-11-01), Ditto et al.
Murali, et al., “Realization of the fundamental NOR gate using a chaotic circuit,” Physical Review 68:1-5, 2003.
Murali, et al., “Implementation of NOR Gate by a Chaotic CHUA's Circuit,” Unpublished.
Munakata et al., “Chaos Computing: lmplementaion of Fundamental Logical Gates by Chaotic Elements,” IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, 49:1629-1633, 2002.
Murali, et al., “Experimental Chaos Computing,” Submitted to IEE 'Trans. On Circuits and Systems, Manuscript Received May 30, 2003.
Murali, et al., “Logic from Nonlinear Dynamical Evolution,” To be published in Mar. 6, 2009 issue of Physical Review Letters.
Murali, et al., Reliable Logic Circuit Elements that Exploit Nonlinearity in the Presence of a Noise-Flloor,: Currently Unpublished.
Sinha, et al., “Computing with Distributed Chaos,” The American Physical Society, Copyright 1999; 1063-651X/99/60(1)/363(15).
Sinha, et al., “Flexible parallel implementation of logic gates using chaotic elements,” Physics Review E, vol. 65, Issue 3, Phys.Rev. E65, 036216.
International Search Report dated Jul. 13, 2005 for PCT/US04/33108.
Ditto William L.
Miliotis Abraham
Murali Krishnamurthy
Sinha Sudeshna
Cho James H.
Control Dynamics Inc.
Crawford Jason
Fleit Gibbons Gutman Bongini & Bianco PL
Gibbons Jon A.
LandOfFree
Logic based on the evolution of nonlinear dynamical systems does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic based on the evolution of nonlinear dynamical systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic based on the evolution of nonlinear dynamical systems will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2684856