Logic and memory device integration

Details Logic and memory device integration Logic and memory device integration

2006-09-05

2006-09-05

Dinh, Son T. (Department: 2824)

Static information storage and retrieval

Interconnection arrangements

C365S051000

Reexamination Certificate

active

07102906

ABSTRACT:
Memory devices are adapted for direct interface or virtual integration with a processor or other logic device through a local bus and isolated from a system bus. Such memory devices are capable of lower power requirements and reduced size due in part to the elimination of certain redundant circuitry. Direct interfacing through the local bus facilitates the elimination or reduction of input/output (I/O) buffer circuitry by eliminating the need to step up to and step down from typical system bus voltage levels. Communication between the memory device and a separate logic device occurs across the local bus at voltage levels compatible with internal logic levels of the memory device.

REFERENCES:
patent: 5611075 (1997-03-01), Garde
patent: 5930185 (1999-07-01), Wendell
patent: 5933859 (1999-08-01), Klein
patent: 6061510 (2000-05-01), Klein et al.
patent: 6125412 (2000-09-01), Picard et al.
patent: 6128700 (2000-10-01), Hsu et al.
patent: 6298426 (2001-10-01), Ajanovic
patent: 6311261 (2001-10-01), Chamdani et al.
patent: 6311263 (2001-10-01), Barlow et al.

Affiliated with

Also associated with

Rating

Logic and memory device integration does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic and memory device integration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic and memory device integration will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3579237