Logic allocator for a programmable logic device

Details Logic allocator for a programmable logic device Logic allocator for a programmable logic device

1995-01-18

1996-01-16

Westin, Edward P.

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

326 41, H03K 19173, H01L 2500

Patent

active

054851041

ABSTRACT:
Each programmable logic device in at least two families of high density segmented programmable array logic device utilizes a programmable switch interconnection matrix to couple an array of symmetric programmable logic blocks. Each programmable logic block includes programmable logic macrocells, programmable input/output macrocells, a logic allocator and a programmable product term array. The programmable switch matrix provides centralized global routing with a fixed path independent delay and decouples the logic macrocells from the product term array. The logic allocator decouples the product term array from the logic macrocells, and the I/O macrocells decouple the logic macrocells from the package I/O pins. The logic allocator steers product terms from the product term array to selected logic macrocells so that no product terms are permanently allocated to a specific logic macrocell. In a first PLD of each family, a first predetermined number of input lines couple the switch matrix to each programmable logic block. In a second PLD of each family, a second predetermined number of input lines couple the switch matrix to each programmable logic block. The number of input lines to each programmable logic block and to the switch matrix are selected to provide a predetermined routability factor. The second family of PLDs has a larger pin to logic ratio than the first family of PLDs.

REFERENCES:
patent: 4366393 (1982-12-01), Kasuya
patent: 4742252 (1988-05-01), Agrawal
patent: 4758746 (1988-06-01), Birkner et al.
patent: 4779229 (1988-10-01), Agrawal
patent: 4878200 (1989-10-01), Asghar et al.
patent: 4931671 (1990-05-01), Agrawal
patent: 4963768 (1990-10-01), Agrawal et al.
patent: 5015884 (1991-05-01), Agrawal et al.
patent: 5136188 (1992-08-01), Ha et al.
patent: 5225719 (1993-07-01), Agrawal et al.
"The Maximalist Handbook," Altera Corporation, San Jose, Calif., Jan. 1990, pp. 23-82.
"Programmable Logic," Intel Corporation, Mt. Prospect, Ill. (1990), pp. 2-43 to 2-49, 2-60 to 2-69.

Affiliated with

Also associated with

Rating

Logic allocator for a programmable logic device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic allocator for a programmable logic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic allocator for a programmable logic device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-312056