Locking mechanism override and disable for personal computer...

Electrical computers and digital processing systems: support – Data processing protection using cryptography – Tamper resistant

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C713S172000, C713S182000, C726S034000

Reexamination Certificate

active

07003676

ABSTRACT:
A method and system for overriding access locks on secure assets in a computer system. The system includes a processor and a device coupled to the processor. The device includes one or more sub-devices, one or more access locks, and an access lock override register that stores one or more access lock override bits, including a lock override bit. The one or more access locks are configured to prevent access to the one or more sub-devices when the one or more access locks are engaged. Access to the one or more sub-devices is not allowed when the lock override bit is set. The method includes requesting a memory transaction for one or more memory addresses and determining a lock status for the one or more memory addresses. The method also includes returning the lock status for the one or more memory addresses. The method may determine if the lock status for the one or more memory address can be changed. The method may change the lock status of the one or more memory addresses to allow the memory transaction.

REFERENCES:
patent: 5272382 (1993-12-01), Heald et al.
patent: 5615263 (1997-03-01), Takahashi
patent: 5748888 (1998-05-01), Angelo et al.
patent: 5805674 (1998-09-01), Anderson, Jr.
patent: 5920850 (1999-07-01), Hunter et al.
patent: 6044471 (2000-03-01), Colvin
patent: 6170014 (2001-01-01), Darago et al.
patent: 6581162 (2003-06-01), Angelo et al.
patent: 6662020 (2003-12-01), Aaro et al.
patent: 6775776 (2004-08-01), Vogt et al.
Hadfield et al. (Lee hadfield, dave hatter, dave bixtler, windows NT server 4 security handbook, 1997, ISBN:078971212-X).
Intel, “Low Pin Count (LPC) Interface Specification Revision 1.0,” pp. 1-31 (Sep. 29, 1997).
Standard Microsystems Corporation, “100 Pin Enhanced Super I/O for LPC Bus with SMBus Controller for Commercial Application,” Part No. LPC47B37x, pp. 1-254 (Jun. 17, 1999).
FIPS Pub 140-1 Federal Information Processing Standards Publication, “Security Requirements for Cryptographic Modules” (Jan. 11, 1994).
Intel, “Communication and Networking Riser Specification,” Revision 1.0 (Feb. 7, 2000).
“Handbook of Applied Cryptography” CRC Press 1997 pp. 154-157, 160-161, 191-198, 203-212.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Locking mechanism override and disable for personal computer... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Locking mechanism override and disable for personal computer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Locking mechanism override and disable for personal computer... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3670813

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.