Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2008-01-29
2008-01-29
Payne, David C. (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
Reexamination Certificate
active
09821649
ABSTRACT:
A system includes a locked loop circuit and a processor. The processor is coupled to the locked loop circuit to control the locked loop circuit and perform at least one other function in the system not related to the control of the locked loop circuit.
REFERENCES:
patent: 5353025 (1994-10-01), Leonida
patent: 5614868 (1997-03-01), Nielson
patent: 5623644 (1997-04-01), Self et al.
patent: 5815539 (1998-09-01), Lennen
patent: 6141332 (2000-10-01), Lavean
patent: 6282253 (2001-08-01), Fahrenbruch
patent: 6456676 (2002-09-01), O'Connor et al.
patent: 6477658 (2002-11-01), Pang
patent: 6532255 (2003-03-01), Gunzelmann et al.
patent: 6535989 (2003-03-01), Dvorak et al.
patent: 2002/0130691 (2002-09-01), Silvestri
Bolourchi Nader
Intel Corporation
Payne David C.
Trop Pruner & Hu P.C.
LandOfFree
Locked loop circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Locked loop circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Locked loop circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3914169