Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2006-11-27
2010-11-30
Nguyen, Than (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C711S150000, C711S151000
Reexamination Certificate
active
07844784
ABSTRACT:
In one embodiment, a solution is provided wherein a lock manager is kept moving among multiple cores or processors in a multi-core or multi-processor environment. By “hopping” the lock manager from processor to processor, a bottleneck at any of the processors is prevented. The frequency of movement may be based on, for example, a counter that counts the number of input/outputs handled by the lock manager and moves the lock manager to a different processor once a determined threshold is met. In another embodiment of the present invention, the frequency of the movement between processors may be based on a time that counts the amount of time the lock manager has been operating on the processor and moves the lock manager to a different processor once a predetermined time is reached.
REFERENCES:
patent: 5701495 (1997-12-01), Arndt et al.
patent: 6412034 (2002-06-01), Chan
patent: 6480918 (2002-11-01), McKenney et al.
patent: 6658802 (2003-12-01), Ross et al.
patent: 6697901 (2004-02-01), Shun Chan
patent: 6816891 (2004-11-01), Vahalia et al.
patent: 7089293 (2006-08-01), Grosner et al.
patent: 7197588 (2007-03-01), Tsao et al.
patent: 7269646 (2007-09-01), Yamamoto et al.
patent: 2002/0157113 (2002-10-01), Allegrezza
patent: 2004/0199512 (2004-10-01), Cornwell et al.
patent: 2006/0100993 (2006-05-01), Allen et al.
patent: 2006/0149701 (2006-07-01), Putzolu
patent: 2006/0206901 (2006-09-01), Chan
patent: 2007/0204031 (2007-08-01), Alstad et al.
patent: 2008/0022280 (2008-01-01), Cherkasova et al.
patent: 2008/0126693 (2008-05-01), Cometto et al.
patent: 2008/0126726 (2008-05-01), Cometto et al.
patent: 2008/067216 (2008-06-01), None
patent: 2008/067370 (2008-06-01), None
Walder, “Storage Area Network Overview”, downloaded Nov. 27, 2006, www.commsdesign.com/showarticle,9 pages.
PCT Search Report & Written Opinion mailed Aug. 21, 2008 for PCT Application No. PCT/US07/085750.
PCT Search Report & Written Opinion mailed Oct. 31, 2008 for PCT Application No. PCT/US07/085153.
US Office Action dated Apr. 23, 2008 for U.S. Appl. No. 11/605,843.
US Final Office Action dated Oct. 7, 2008 for U.S. Appl. No. 11/605,843.
US Office Action dated Mar. 18, 2009 for U.S. Appl. No. 11/605,843.
US Office Action dated Jul. 23, 2009 for U.S. Appl. No. 11/605,618.
US Office Action dated Mar. 8, 2010, from related U.S. Appl. No. 11/605,618.
US Final Office Action dated Dec. 11, 2009, from related U.S. Appl. No. 11/605,843.
US Office Action dated Apr. 2, 2010, from related U.S. Appl. No. 11/605,843.
Chandrasekaran Varagur V.
Cometto Maurilio
Kamisetty Jeevan
Paul Arindam
Cisco Technology Inc.
Nguyen Than
Weaver Austin Villeneuve & Sampson LLP
LandOfFree
Lock manager rotation in a multiprocessor storage area network does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Lock manager rotation in a multiprocessor storage area network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lock manager rotation in a multiprocessor storage area network will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4207837