Lock-free bounded FIFO queue mechanism

Details Lock-free bounded FIFO queue mechanism Lock-free bounded FIFO queue mechanism

2008-04-29

2008-04-29

Nguyen, Hiep T. (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

Reexamination Certificate

active

07366831

ABSTRACT:
A system includes a processor and a size bounded first-in first-out (FIFO) memory that is connected to the processor and a display is connected to the processor. A managing process to run on the processor to manage the FIFO memory structure. The FIFO memory includes a counter portion and a value portion for each of a tail portion and a head portion, and the managing process is non-blocking. The counter portion is used as a timestamp to maintain FIFO order.

REFERENCES:
patent: 6178473 (2001-01-01), Bonola
patent: 6697927 (2004-02-01), Bonola
patent: 6889269 (2005-05-01), Forin et al.

Affiliated with

Also associated with

Rating

Lock-free bounded FIFO queue mechanism does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Lock-free bounded FIFO queue mechanism, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lock-free bounded FIFO queue mechanism will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2782292