Electrical computers and digital data processing systems: input/ – Input/output data processing – Direct memory accessing
Reexamination Certificate
2005-11-22
2005-11-22
Bragdon, Reginald G. (Department: 2188)
Electrical computers and digital data processing systems: input/
Input/output data processing
Direct memory accessing
C711S144000
Reexamination Certificate
active
06968400
ABSTRACT:
A digital system is provided having at least one processor with an associated multi-segment local memory circuit. Validity circuitry is operable to indicate if each segment of the plurality of segments holds valid data. Dirty bit circuitry indicates if data within the local memory is incoherent with a secondary memory. DMA circuitry can transfer blocks of data/instructions between the local memory and the secondary memory. The valid bits and dirty bits are set in response to DMA transfers. In a first mode, the DMA circuitry transfers an entire block from the local memory to the secondary memory; in a second mode, the DMA circuitry transfers only segments marked as being dirty. Transaction requests by the processor to locations within the local memory are stalled if the requested segment has not yet been loaded by a DMA transfer.
REFERENCES:
patent: 4868738 (1989-09-01), Kish et al.
patent: 5557622 (1996-09-01), Hassoun et al.
patent: 5586293 (1996-12-01), Baron et al.
patent: 5659798 (1997-08-01), Blumrich et al.
patent: 5991900 (1999-11-01), Garnett
patent: 6457100 (2002-09-01), Ignatowski et al.
patent: 6496909 (2002-12-01), Schimmel
patent: 6643713 (2003-11-01), Nakagawa et al.
John M. Goodman, “Memory Management for All of Us” SAMS 1992, pp 119, 433-434
Andrew S. Tanenbaum, “Modern Operating Systems”, Prentic Hall, Inc. 1992; pp 208-210.
IBM Corp.;Use of Dirty, Buffered, and Invalidate Bits for Cache Operations, IBM Technical Disclosure Bulletin; New York, US, vol. 35, no 1A, Jun. 1, 1992, p. 124.
IBM Corp.;Low End Parallel Bus Memory Refresh Activated Bus Timeout Control, IBM Technical Disclosure Bulletin; New York, US, vol. 31, no. 3, Aug. 1, 1998, pp. 90-92.
Texas Instruments Incorporated, U.S. Appl. No. 09/591,537, filed Jun. 9, 2000,Smart Cache.
Bragdon Reginald G.
Marshall, Jr. Robert D.
LandOfFree
Local memory with indicator bits to support concurrent DMA... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Local memory with indicator bits to support concurrent DMA..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Local memory with indicator bits to support concurrent DMA... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3455347