Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2008-04-08
2008-04-08
Choi, Woo H. (Department: 2189)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S147000, C709S212000, C709S216000
Reexamination Certificate
active
10808320
ABSTRACT:
An information processing system includes a first processor having a first local memory, a second processor having a second local memory, and a third processor having a third local memory. The system further includes a unit which maps one of the second and third local memories in part of an effective address space of a first thread to be executed by the first processor. The mapped one of the second and third local memories is the local memory of a corresponding one of the second and third processors, which executes a second thread interacting with the first thread. The system also includes a unit that changes a local memory to be mapped in part of the effective address space of the first thread from the one of the second and third local memories to the other.
REFERENCES:
patent: 6336177 (2002-01-01), Stevens
patent: 6622155 (2003-09-01), Haddon et al.
patent: 2006/0143350 (2006-06-01), Miloushev et al.
patent: 2-242434 (1990-09-01), None
patent: 4-245745 (1992-09-01), None
patent: 8-180025 (1996-07-01), None
patent: 10-143380 (1998-05-01), None
patent: WO 84/01043 (1984-03-01), None
patent: WO 00/36509 (2000-06-01), None
US 6,021,479, 02/2000, Stevens (withdrawn)
U.S. Appl. No. 10/715,546, filed Nov. 19, 2003, Yoshi et al.
U.S. Appl. No. 10/808,320, filed Mar. 25, 2004, Kanai et al.
U.S. Appl. No. 10/808,470, filed Mar. 25, 2004, Kanai et al.
U.S. Appl. No. 10/808,280, filed Mar. 25, 2004, Kanai et al.
U.S. Appl. No. 10/895,040, filed Jul. 21, 2004, Kanai et al.
U.S. Appl. No. 10/902,938, filed Aug. 02, 2004, Kanai et al.
U.S. Appl. No. 10/935,188, filed Sep. 08, 2004, Kanai et al.
U.S. Appl. No. 11/232,984, filed Sep. 23, 2005, Maeda et al.
U.S. Appl. No. 11/233,026, filed Sep. 23, 2005, Maeda et al.
Kanai Tatsunori
Maeda Seiji
Yoshii Kenichiro
Choi Woo H.
Kabushiki Kaisha Toshiba
LandOfFree
Local memory management system with plural processors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Local memory management system with plural processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Local memory management system with plural processors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3926295