Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-04-10
2007-04-10
Geyer, Scott B. (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C257SE21641
Reexamination Certificate
active
10861863
ABSTRACT:
A Local interconnection wiring structure method for forming the same reduces the likelihood of a short between a local interconnection layer of gate electrodes and an active region by forming a common aperture so as to have a determined aperture between the local interconnection layer and the active region on an insulation film of a semiconductor substrate. Methods of forming the local interconnection wire can include forming a first etching mask pattern that has a size longer than a length between inner ends of adjacent gate electrodes formed on a semiconductor substrate and covered with an insulation film. The etching mask simultaneously has a length the same as or shorter than the length between outer ends of the gate electrodes. The insulation film exposed in the first etching mask pattern is subsequently etched so that the insulation film remains higher than a highest height of the gate electrodes, so as to form a recess pattern. The first etching mask pattern is then removed and a second etching mask pattern is formed so as to partially expose the insulation film provided within the recess pattern. The insulation film within the recess pattern is etched to form apertures for exposing a partial surface of the gate electrodes. The second etching mask pattern is then removed. The recess pattern and the apertures are then filled with conductive material to form a local interconnection layer for connecting between the gate electrodes.
REFERENCES:
patent: 5472901 (1995-12-01), Kapoor
patent: 5831899 (1998-11-01), Wang et al.
patent: 6803318 (2004-10-01), Qiao et al.
patent: 6806180 (2004-10-01), Cho et al.
patent: 7041586 (2006-05-01), Kudo et al.
patent: 2002/0093111 (2002-07-01), Ohbayashi
patent: 2002/0180068 (2002-12-01), Clevenger et al.
Wolf, Stanley, Silicon Processing for the VLSI Era, vol. 2—Process Integration, Lattice Press: Sunset Beach, CA, 1990, p. 196.
Ko Yong-Sun
Kwon Sung-Un
Geyer Scott B.
Marger & Johnson & McCollom, P.C.
LandOfFree
Local interconnection method and structure for use in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Local interconnection method and structure for use in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Local interconnection method and structure for use in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3756203