Local interconnect formed using silicon spacer

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438655, 257382, 257384, 257754, 257757, H01L 2144

Patent

active

061502669

ABSTRACT:
A local interconnect structure that includes a silicon spacer. After deposition of polysilicon gates and formation of spacers on a semiconductor substrate, photolithography and oxide etch steps are performed to remove a portion of a spacer along a segment of the gate where local interconnection is to be formed. A thin screen oxide layer is deposited over the wafer, followed by the formation of diffusion regions. A silicon layer (either amorphous or polycrystalline) is then deposited. The silicon layer is then selectively etched so as to form a silicon spacer along the segment of the gate where local interconnection is to be formed. A conventional SALICIDE process is performed, leading to simultaneous silicidation of the diffusion region, the gate, and the silicon spacer. The resulting local interconnect electrically connects the gate and the diffusion region.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Local interconnect formed using silicon spacer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Local interconnect formed using silicon spacer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Local interconnect formed using silicon spacer will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1256657

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.