LOC (lead on chip) package and fabricating method thereof

Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – With dam or vent for encapsulant

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257687, 257787, 257666, H01L 23495, H01L 2322, H01L 2324, H01L 2828

Patent

active

058348301

ABSTRACT:
An LOC semiconductor package includes: a semiconductor chip; a plurality of two-sided tapes being attached on predetermined portions of the semiconductor chip inthe form of layers; a lead frame having a step coverage corresponding to the form of the two-sided tape; wires electrically connecting inner leads of the lead frame to pads of the semiconductor chip; and a coating fluid for covering the semiconductor chip, the lead frame and the wires. Its fabricating method includes the steps of: forming an LOC lead frame having dam bars for a chip size package; attaching a plurality of two-sided tapes on the dam bars of the lead frame in the form of layers; attaching a semiconductor chip onto an uppermost layer of said plurality of two-sided tapes; wire-bonding a pad of the semiconductor chip to respective inner leads of the lead frame by using a conductive means; and potting to inject a coating fluid into the lead frame. By employing the LOC package and its fabricating method, the fabricating process can be simplified and its production cost can be reduced.

REFERENCES:
patent: 5583375 (1996-12-01), Tsubosaki et al.
patent: 5585600 (1996-12-01), Froebel et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

LOC (lead on chip) package and fabricating method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with LOC (lead on chip) package and fabricating method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and LOC (lead on chip) package and fabricating method thereof will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1519262

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.