Electrical computers and digital data processing systems: input/ – Interrupt processing
Patent
1998-04-21
2000-09-05
An, Meng-Ai T.
Electrical computers and digital data processing systems: input/
Interrupt processing
712228, 712236, 710264, G06F 1324
Patent
active
061157775
ABSTRACT:
A method for returning from an interrupting context to an interrupted context in a processor is disclosed. The processor executes a programmed flow of instructions. The processor includes a register stack (RS) and a register stack engine (RSE) to exchange information between the RS and the storage area. The method includes the following steps: (a.) A first pointer (PTR) is generated. The pointer (PTR) points to a location in the storage area where dirty registers (previously unsaved) of an interrupted context are stored; (b.) It is determined whether a mathematical relation is valid between the first pointer and the second pointer (BSPLOAD) to a location in the storage area from where the RSE is configured to load dirty register values into the RS; (c) The second pointer is caused to point to a next location in the storage area if the relation is valid; and (d) A register of the RS is loaded with a content of the next location in the storage area until the mathematical relation becomes invalid.
REFERENCES:
patent: 5161226 (1992-11-01), Wainer
patent: 5327566 (1994-07-01), Forsyth
patent: 5428779 (1995-06-01), Allegrucci et al.
patent: 5535397 (1996-07-01), Durante et al.
patent: 5564031 (1996-10-01), Amerson et al.
patent: 5640582 (1997-06-01), Hays
patent: 5717933 (1998-02-01), Mann
patent: 5896528 (1999-04-01), Katsuno et al.
A VLSI RISC, David A. Patterson and Carlo H. Sequin, Computer Magazine, vol. 15, No. 9, (ISSN 0018-9162) Sep. 1982, pp. 8-21.
RISC Systems, Daniel Tabak, Microprocessors and Microsystems, vol. 12, No. 4, May, 1988, pp. 179-185.
A Simple Interprocedural Register Allocation Algorithm and Its Effectiveness for LISP, Peter A. Steenkiste and John L. Hennessy, acm Transactions on Programming Languages and Systems, vol. 11, No. 1, Jan., 1989, pp. 1-32.
Register Stack, AM29040 Microprocessor User Manual, 29K Family, Rev. A., May, 1994, pp. 4-3--4-16.
Software Considerations, David L. Weaver/Tom Germond, The SPARC Architecture Manual, Version 9, 1994, pp. 291-294.
Ross Jonathan K.
Zahir Achmed Rumi
An Meng-Ai T.
Idea Corporation
Monestime Mackly
LandOfFree
LOADRS instruction and asynchronous context switch does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with LOADRS instruction and asynchronous context switch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and LOADRS instruction and asynchronous context switch will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2223324