Load/store micropacket handling system

Details Load/store micropacket handling system Load/store micropacket handling system

2005-05-10

2005-05-10

Elamin, A. (Department: 2116)

Electrical computers and digital processing systems: support

Digital data processing system initialization or configuration

Loading initialization program

C710S022000, C710S023000, C710S038000, C710S123000

Reexamination Certificate

active

06892298

ABSTRACT:
Systems and methods are described for a load/store micropacket handling system. A method includes interconnecting a compute node with a shared memory node; translating a processor instruction into an interconnect command; transforming the interconnect command into a direct memory access interconnect command; transmitting the direct memory access interconnect command via a link medium; and performing an operation defined by the direct memory access interconnect command. An apparatus includes a computer network, including: a compute node, having: a compute node interconnect interface unit; and a compute node interconnect adapter; a link medium, coupled to the compute node; and a shared memory node, coupled to the link medium, having: a shared memory node interconnect interface unit; and a shared memory node interconnect adapter.

REFERENCES:
patent: 4486834 (1984-12-01), Kobayashi et al.
patent: 5568609 (1996-10-01), Sugiyama et al.
patent: 5584010 (1996-12-01), Kawai et al.
patent: 5604882 (1997-02-01), Hoover et al.
patent: 5668943 (1997-09-01), Attanasio et al.
patent: 5765157 (1998-06-01), Lindholm et al.
patent: 6122699 (2000-09-01), Omo et al.
patent: 6408345 (2002-06-01), Fuoco et al.
patent: 6415353 (2002-07-01), Leung
patent: 6427195 (2002-07-01), McGowen et al.
patent: 6594711 (2003-07-01), Anderson et al.
patent: 0 602 791 (1994-06-01), None
International Search Report dated Jul. 16, 2002.
International Search Report mailed Jun. 5, 2002 from PCT/US01/23884.
Bershad, et al., “The Midway Distributed Shared Memory System” Compcon Digest of Papers, pp. 528-537, Feb. 22, 1993.
Wilson, et al., “Hardware Assist for Distributed Shared Memory” Proceedings of the International Conference on Distributed Computing Systems, pp. 246-255, May 25, 1993.
Songnian, et al. “Heterogeneous Distributed Shared Memory,” IEEE Transactions on Parallel and Distributed Systems, vol. 3, No. 5, pp. 540-554, Sep. 1, 1992.
Nitzberg, et al. “Distributed Shared Memory: A Survey of Issues and Algorithms,” IEEE Computer Society, pp. 52-60, Aug. 1, 1991.
Stumm, et al. “Algorithms Implementing Distributed Shared Memory,” IEEE Computer Society, pp. 54-64, May 1, 1990.
Ananthanarayanan, et al. “Experiences in Integrating Distributed Shared Memory with Virtual Memory Management,” Operating Systems Review, vol. 26, No. 3, pp. 4-26, Jul. 1, 1992.
Bisiani, et al., “PLUS: A Distributed Shared-Memory System,” Proceedings of the Annual International Symposium on Computer Architecture, pp. 115-124, May 28, 1990.
Levelt, “A Comparison of Two Paradigms for Distributed Shared Memory,” Software Practice & Experience, vol. 22, No. 11, pp. 985-1010, Nov. 1, 1992.
Ramachandran, et al. “Programming with Distributed Shared Memory,” Proceedings of the Annual International Computer Software and Applications Conference, vol. Conf. 13, pp. 176-183, Sep. 20, 1989.

Affiliated with

Also associated with

Rating

Load/store micropacket handling system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Load/store micropacket handling system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Load/store micropacket handling system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3448361