Load sense and active noise reduction for I/O circuit

Details Load sense and active noise reduction for I/O circuit Load sense and active noise reduction for I/O circuit

2011-01-25

2011-01-25

Barnie, Rexford N (Department: 2819)

Electronic digital logic circuitry

Interface

Current driving

C326S085000, C326S068000

Reexamination Certificate

active

07876129

ABSTRACT:
An I/O circuit includes load sense and active noise reduction features that result in high speed output signal transitions with very low noise. Capacitive feedback control circuitry controls the point and time at which feedback capacitors are applied to the gate drive of the I/O circuit output stage. Active device feedback control controls the output stage gate drive.

REFERENCES:
patent: 5218239 (1993-06-01), Boomer
patent: 6320432 (2001-11-01), Nagao
patent: 6456107 (2002-09-01), Gauthier et al.
patent: 6724224 (2004-04-01), Li
patent: 6850089 (2005-02-01), Huang et al.
patent: 7420395 (2008-09-01), Kuramasu

Affiliated with

Also associated with

Rating

Load sense and active noise reduction for I/O circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Load sense and active noise reduction for I/O circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Load sense and active noise reduction for I/O circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2624584