Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1987-08-31
1988-08-02
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307262, 307279, 307479, 307510, 307272R, 3072721, 307291, 328 57, 328 62, H03K 513, H03K 500, H03K 301, H03K 3284
Patent
active
047615680
ABSTRACT:
A clock generator for CMOS circuits for producing two non-overlapping internal clocks or timing cycles at two clock outputs, the clock generator having a frequency divider energized by an oscillator and having an output side, and a bistable multivibrator connected to the output side of the frequency divider and having complementary outputs includes an equal number of inverter-driver stages connected to each of the complementary outputs and being controllable thereby, the driver stages being dimensioned asymmetrically.
REFERENCES:
patent: 3668436 (1972-06-01), Bacon
patent: 3927334 (1975-12-01), Callahan
patent: 3937982 (1976-02-01), Nakajima
patent: 3961269 (1976-06-01), Alvarez, Jr.
patent: 4039862 (1977-08-01), Dingwall et al.
patent: 4140927 (1979-02-01), Feucht
patent: 4417158 (1983-11-01), Ito et al.
patent: 4456837 (1984-06-01), Schade, Jr.
patent: 4472645 (1984-09-01), White
patent: 4540904 (1985-09-01), Ennis et al.
patent: 4623801 (1986-11-01), Rocchi
patent: 4625126 (1986-11-01), Tinker et al.
IBM Technical Disclosure Bulletin, vol. 22, No. 3, Aug. 1979, pp. 1093-1094.
Greenberg Laurence A.
Lerner Herbert L.
Miller Stanley D.
Phan Trong Quang
Siemens Aktiengesellschaft
LandOfFree
Load-adapted clock generator in CMOS circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Load-adapted clock generator in CMOS circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Load-adapted clock generator in CMOS circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-713211