Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
2007-02-13
2007-02-13
Ray, Gopal C. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S107000, C714S030000, C370S360000
Reexamination Certificate
active
11213254
ABSTRACT:
Linking addressable shadow port (LASP) and protocol allows addressing the LASP and configuring the connection of multiple Secondary Test Access Ports (TAPs) of the LASP using a single protocol or protocol bypass inputs. Multiple LASPs are cascaded and the connection of their secondary TAPs are configured using the LASP protocol or protocol bypass inputs.
REFERENCES:
patent: 5448576 (1995-09-01), Russell
patent: 5481186 (1996-01-01), Heutmaker et al.
patent: 5483518 (1996-01-01), Whetsel
patent: 5497379 (1996-03-01), Whetsel
patent: 5630147 (1997-05-01), Datta et al.
patent: 5640521 (1997-06-01), Whetsel
patent: 6122756 (2000-09-01), Baxter et al.
patent: 6363443 (2002-03-01), Whetsel
patent: 6625643 (2003-09-01), Colby et al.
patent: 6912606 (2005-06-01), Fay
patent: 6968408 (2005-11-01), Joshi et al.
“Next generation routers” by H.J. Chao (abstract only) Publication Date: Sep. 2002.
Gary Mark S.
Joshi Rakesh N.
Williams Kenneth L.
Brady W. James
Kempler William B
Ray Gopal C.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Linking addressable shadow port and protocol for serial bus... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Linking addressable shadow port and protocol for serial bus..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linking addressable shadow port and protocol for serial bus... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3842234